

GigaDevice Semiconductor Inc.

GD30LD1001x 2A High-accuracy, Low Noise LDO

Datasheet



Table of Contents

T	abl	e of Contents	2
L	ist	of Figures	4
L	ist	of Tables	5
1	F	Features	6
2	A	Applications	6
3	(General description	6
4		Device overview	7
	4.1	Device information	7
	4.2	Plock diagram	7
	4.3	Pinout and pin assignment	8
	4.4	Pin definitions	8
5	F	Functional description1	0
	5.1	Output Voltage Setting1	0
	5.2		
		5.2.1 C _{IN} and C _{OUT} Selection	
	5.3		
	5.4		
	5.5	Soft-Start Function1	3
	5.6	Undervoltage Lockout (UVLO)1	3
	5.7	Power Dissipation (P _D)1	4
6	E	Electrical characteristics1	6
	6.1	Absolute maximum ratings1	6
	6.2	Recommended Operating Conditions1	6
	6.3	B Electrical sensitivity1	7
	6.4	Electrical Specifications1	7
	6.5	Typical Characteristics2	20
7	7	Typical application circuit2	28
8	L	_ayout guideline3	1
9	F	Package information3	2

9.1	QFN16 package outline dimensions	32
9.2	Thermal characteristics	34
10	Ordering information	35
11	Revision history	36



List of Figures

Figure 4-1 Block diagram for GD30LD1001x	7
Figure 4-2 GD30LD1001x QFN16 pinouts	8
Figure 5-1 Typical PG Operation	12
Figure 5-2 Typical UVLO Operation	13
Figure 7-1 Typical GD30LD1001x application circuit with adjustable resistance	28
Figure 7-2 Typical GD30LD1001x application circuit with pin-setting	29
Figure 8-1 Typical GD30LD1001x layout guideline	31
Figure 9-1 QFN16 package outline	32
Figure 9-2 QFN16 recommend footprint	33



List of Tables

Table 4-1 Device information for GD30LD1001x	7
Table 4-2 GD30LD1001x QFN16 pin definitions	8
Table 5-1 Typical PG Operation Description	12
Table 5-2 Typical UVLO Operation Description	14
Table 6-1 Absolute maximum ratings	16
Table 6-2 Recommended Operating Conditions	16
Table 6-3 Electrostatic Discharge characteristics	17
Table 6-4 Electrical characteristics	17
Table 7-1 Adjusted V _{OUT} by external feedback resistor	28
Table 7-2 Adjusted V _{OUT} by pin-setting	29
Table 9-1 QFN16 dimensions	32
Table 9-2 Package thermal characteristics ⁽¹⁾	34
Table 10-1 Part ordering code for GD30LD1001x devices	35
Table 11-1 Revision history	36



1 Features

■ Input Voltage Range: 1.4 V to 6.5 V

Output Voltage Range

- 0.5 V to 5.2 V, Set by a Resistor Divider

- 0.5 V to 2.075 V, Pin-Setting, No External Resistor

Accurate Output Voltage Accuracy: 1%, Over Line, Load and Temperature

■ Ultra Low Dropout Voltage: Maximum 180 mV at 2 A

Load and Temperature

■ Enable Function

■ Programmable Soft-Start

Power-Good Indicator Function

2 Applications

■ Wireless Infrastructure: 5G AAU, 4G RRU....

■ Telecom/Networking Cards

Industrial Application

3 General description

The GD30LD1001x is a high-current, low-noise, high accuracy, low-dropout linear regulator (LDO) capable of sourcing 2 A with extreme low dropout (max, 180 mV).

The device output voltage is pin-selectable from 0.5 V to 2.075 V or adjustable from 0.5 V to 5.2 V using the external resistor divider. The device supports input supply voltage as low to 1.4 V.

The low noise, high PSRR and high output current capability makes the GD30LD1001xx ideal to power noise-sensitive devices such as analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and RF components. With very high accuracy, remote sensing, and soft-start capabilities to reduce inrush current, the GD30LD1001x is ideal for powering digital loads such as FPGAs, DSPs, and ASICs.

The external enable control and power good indicator function makes the control sequence easier. The output noise immunity is enhanced by adding external bypass capacitor on NR/SS pin. The device is fully specified over the temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C and is offered in a QFN16 3.0x3.0mm package.



4 Device overview


4.1 Device information

Table 4-1 Device information for GD30LD1001x

Part Number	Package	Function	Description
GD30LD1001x	QFN16(3.0X3.0)	With EN enable pin	2A High accuracy and Low noise

4.2 Block diagram


Figure 4-1 Block diagram for GD30LD1001x





4.3 Pinout and pin assignment

Figure 4-2 GD30LD1001x QFN16 pinouts



4.4 Pin definitions

Table 4-2 GD30LD1001x QFN16 pin definitions

Pin Name	Pins	Pin Type	Functions description
SNS	1	ı	Output voltage sense input pin. Connect this pin only if using the configuration without external resistors. Keep SNS pin floating if the V _{OUT} voltage is set by external resistor.
FB	2	I	Feedback voltage input . This pin is used to set the desired output voltage via an external resistive divider. The feedback reference voltage is 0.5 V typically.
PG	3	0	Power good indicator output. An open-drain output and active high when the output voltage reaches 89% of the target. The pin is pulled to ground when the output voltage is lower than its specified threshold, EN shutdown, OCP and OTP.
25 mV,50 mV 100mV,200mV 400mV,0.8V	4,5,6,8,9,10	0	Output voltage setting pins. Connect these pins to ground or leave floating. Connecting these pins to ground increases the output voltage by the value of the pin name; multiple pins can be simultaneously connected to GND to select the desired output voltage. Leave these pins floating (open) if the V _{OUT} voltage is set by external resistor.
GND	7,17	G	Ground. The exposed pad must be soldered to a large PCB and



Pin Name	Pins	Pin Type	Functions description
	Thermal pad		connected to GND for maximum power dissipation.
NR/SS	11	I	Noise-reduction and soft-start pin. Decouple this pin to GND with an external capacitor CNR/SS can not only reduce output noise to very low levels but also slow down the rising of VOUT, providing a soft-start behavior. For low noise applications, a 10nF to 100nF CNR/SS is suggested.
EN	12	ı	Enable control input. Connecting this pin to logic high enables the regulator, and driving this pin low puts it into shutdown mode. The device can have VIN and VEN sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after VIN is preferred.
IN	13,14	I	Supply input. A general 10uF or larger ceramic capacitor should be placed as close as possible to this pin for better noise rejection.
OUT	15,16	0	LDO output pins. The larger ceramic capacitor (10uF or greater) is stable. Place the output capacitor as close to the device as possible. Minimize the impedance between VouT pin to load.

Notes:

1. Type: I = input, O = output, I/O = input or output, P = power, G = Ground.



5 Functional description

5.1 Output Voltage Setting

The output voltage of the GD30LD1001x can be set by external resistors or by using the output voltage setting pins (25 mV, 50 mV, 100 mV, 200 mV, 400 mV and 0.8 V) to achieve different output targets.

By using external resistors, the output voltage is determined by the values of R1 and R2 as shown in Table 7-1. The values of R1 and R2 can be calculated for any voltage value using the following formula:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_1}{R_2}\right)$$

The GD30LD1001x can also short pins 5, 6, 7, 9, 10, and 11 to ground and program the regulated output voltage level without external resistors after the SNS pin is connected to the V_{OUT} . Pins 5, 6, 7, 9, 10, and 11 are connected with internal resistor pairs. Each pin is either connected to ground (active) or left open (floating). Voltage programming is set as the sum of the internal reference voltage ($V_{FB} = 0.5V$) plus the accumulated sum of the respective voltages assigned to each active pin as illustrated in Table 7-2.

$$V_{\text{OUT}} = V_{\text{FB}} + V_{\text{PIN-SET}}$$

5.2 Recommended device selection

5.2.1 Cin and Cout Selection

The GD30LD1001x is designed to support low-series resistance (ESR) ceramic capacitors. It is recommended to use ceramic capacitors with X7R, X5R, and C0G-rated ceramic capacitors to get good capacitive stability across different temperatures.

However, the capacitance of ceramic capacitors varies with operating voltage and temperature, and the design engineer must be aware of these characteristics. Ceramic capacitors are usually recommended to be derated by 50%. A 10µF or greater output ceramic capacitor is suggested to ensure stability. Input capacitance is selected to minimize transient input drop during load current steps. For general applications, an input capacitor of at least 10µF is highly recommended for minimal input impedance. If the trace inductance between the GD30LD1001x input pin and power supply is high, a fast load transient can cause V_{IN} voltage level ringing above the absolute maximum voltage rating which damages the device. Adding more input capacitors is available to restrict the ringing and keep it below the device absolute maximum ratings.

Generally, a $10\mu F$ 0805-sized ceramic capacitor in parallel with two $10\mu F$ 0805-sized ceramic capacitor ensures the minimum effective capacitance at high input voltage and high



output voltage requirement. Place these capacitors as close to the pins as possible for optimum performance and to ensure stability.

5.2.2 Feed-Forward Capacitor (C_{FF})

Although a feed-forward capacitor (C_{FF}) from the FB pin to the OUT pin is not required to achieve stability, a 10nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. A higher capacitance C_{FF} can be used; however, the start-up time is longer and the power-good signal can incorrectly indicate that the output voltage is settled.

5.3 Low-Noise, High-RSRR Output

The GD30LD1001x includes a low-noise reference and error amplifier ensuring minimal noise during operation. The NR/SS capacitor (C_{NR/SS}) and feed-forward capacitor (C_{FF}) are the easiest way to reduce device noise. C_{NR/SS} filters the noise from the reference and CFF filters the noise from the error amplifier. The noise contribution from the charge pump is minimal.

The high power-supply rejection ratio (PSRR) of the GD30LD1001x ensures minimal coupling of input supply noise to the output. The PSRR performance is primarily results from a high-bandwidth, high-gain error amplifier and an innovative circuit to boost the PSRR between 200 kHz and 1 MHz.

5.4 Power-Good Function

The PG circuit monitors the voltage at the feedback pin to indicate the status of the output voltage. The PG circuit asserts whenever FB, V_{IN}, or EN are below their thresholds. The PG operation versus the output voltage is shown in Figure 5-1, which is described by Table 5-1.



Figure 5-1 Typical PG Operation




Table 5-1 Typical PG Operation Description

Region	EVENT	PG STATUS	FB VOLTAGE
А	Turn on	0	$V_{FB} < V_{IT(PG)} + V_{HYS(PG)}$
В	Regulation	Hi-Z	
С	Output voltage dip	Hi-Z	$V_{FB} \geq V_{IT(PG)}$
D	Regulation	Hi-Z	
E	Output voltage dip	0	V _{FB} < V _{IT(PG)}
F	Regulation	Hi-Z	V _{FB} ≥ V _{IT(PG)}
G	Turnoff	0	V _{FB} < V _{IT(PG)}

The PG pin is open-drain, and connecting a pullup resistor to an external supply enables others devices to receive Power Good as a logic signal that can be used for sequencing. Make sure that the external pullup supply voltage results in a valid logic signal for the receiving device or devices.

To ensure proper operation of the PG circuit, the pullup resistor value must be from 10 k Ω and 100 k Ω . The lower limit of 10 k Ω results from the maximum pulldown strength of the PG transistor, and the upper limit of 100 k Ω results from the maximum leakage current at the PG node. If the pullup resistor is outside of this range, then the PG signal may not read a valid digital logic level.



5.5 Soft-Start Function

The GD30LD1001x is designed for a programmable, monotonic soft-start time during the output rising, which can be achieved via an external capacitor (C_{NR/SS}) on NR/SS pin. Using an external C_{NR/SS} is recommended for general application, it is not only for the in-rush current minimization but also helps reduce the noise component from the internal reference. During the monotonic start-up procedure, the error amplifier of the GD30LD1001x tracks the voltage ramp of the external soft-start capacitor (C_{NR/SS}) until the voltage approaches the internal reference 0.5V.

The soft-start ramp time can be calculated with equation, which depends on the soft-start charging current ($I_{NR/SS}$), the soft-start capacitance ($C_{NR/SS}$), and the internal reference 0.5V (V_{FB}).

$$t_{SS} = (V_{NR/SS} \times C_{NR/SS}) / I_{NR/SS}$$

For noise-reduction, CNR/SS in conjunction with an internal noise-reduction resistor forms a low-pass filter (LPF) and filters out the noise from the internal bandgap reference before being amplified via the error amplifier, thus reducing the total device noise floor.

5.6 Undervoltage Lockout (UVLO)

The UVLO circuits ensure that the device stays disabled before its input reach the minimum operational voltage range, and ensures that the device properly shuts down when either the input. Figure 5-2 and Table 5-2 explain one of the UVLO circuits being triggered to various input voltage events, assuming $V_{EN} \ge V_{IH(EN)}$.

Figure 5-2 Typical UVLO Operation






Table 5-2 Typical UVLO Operation Description

Region	EVENT	VOUT STATUS	COMMENT		
Α	Turn on, V _{IN} ≥ V _{UVLO(IN)}	Off	Startup		
В	Regulation	On	Regulates to target V _{OUT}		
С	Brown out, VIN ≥ V _{UVLO(IN)} -V _{HYS(IN)}	On			
D	Regulation	On	Regulates to target V _{OUT}		
E	Brown out VIN < VUVLO_1,2(IN) - VHYS_1,2(IN)	Off	The device is disabled and the output falls because of the load and active discharge circuit. The device is reenabled when the UVLO fault is removed when either the IN rising threshold is reached by the input a normal start-up then follows		
F	Regulation	On	Regulates to target V _{OUT}		
G	Turn off, $V_{IN} < V_{UVLO(IN)} - V_{HYS(IN)}$	Off	The output falls because of the load and active discharge circuit		

Similar to many other LDOs with this feature, the UVLO circuits take a few microseconds to fully assert. During this time, a downward line transient below approximately 0.8V causes the UVLO to assert for a short time; however, the UVLO circuits do not have enough stored energy to fully discharge the internal circuits inside of the device. When the UVLO circuits are not given enough time to fully discharge the internal nodes, the outputs are not fully disabled.

The effect of the downward line transient can be mitigated by using a larger input capacitor to increase the fall time of the input supply when operating near the minimum VIN.

5.7 Power Dissipation (P_D)

Circuit reliability demands that proper consideration is given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

Power dissipation in the regulator depends on the input-to-output voltage difference and load conditions.

$$\boldsymbol{P}_{\!\scriptscriptstyle D} = \! \left(\boldsymbol{V}_{\!\scriptscriptstyle IN} - \boldsymbol{V}_{\!\scriptscriptstyle OUT} \right) \! \times \! \boldsymbol{I}_{\!\scriptscriptstyle OUT} + \boldsymbol{V}_{\!\scriptscriptstyle IN} \! \times \! \boldsymbol{I}_{\!\scriptscriptstyle GND}$$

 $V_{IN} \times I_{GND}$ represents the static power consumption of the LDO, the value is relatively small



and can be ignored. An important note is that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature (T_J) for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance (θ_{JA}) of the combined PCB, device package, and the temperature of the ambient air (T_A) .

$$\begin{split} T_{J} &= T_{A} + \theta_{JA} \times P_{D} \\ I_{OUT} &= \left(T_{J} - T_{A}\right) / \left[\theta_{JA} \times \left(V_{IN} - V_{OUT}\right)\right] \end{split}$$



6 Electrical characteristics

6.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 6-1 Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit						
Voltago	IN, PG, EN, OUT	-0.3	7.0	٧						
Voltage	NR/SS, FB	-0.3	3.6	٧						
Current	OUT	Internally limited		Α						
Current	PG(sink current into device)	_	5	mA						
	Thermal characteristics									
T _{stg}	Storage temperature	-65	150	°C						

6.2 Recommended Operating Conditions

Table 6-2 Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
Vin	Input voltage range	1.4	_	6.5	V
Vout	Output voltage range	0.5		5.2	V
Ven	Enable Voltage range	0	_	Vin	V
Іоит	Output current	0	_	2	А
Cin	Input capacitor	_	10	_	uF
Соит	Output capacitor	_	10	_	uF
R _{PG}	Power-good pullup resistance	10	_	100	kΩ
C _{NR/SS}	NR/SS capacitor	_	10	_	nF
Cff	Feed-forward capacitor		10		nF

Symbol	Parameter	Min	Тур	Max	Unit
R ₁	Adjustable resistance in FB network	_	12.1	_	kΩ
R ₂	Adjustable resistance in FB network		_	160	kΩ
TJ	Operating junction temperature	-40	_	125	$^{\circ}$

6.3 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample.

Table 6-3 Electrostatic Discharge characteristics

Symbol	Parameter Condition		Value	Unit
\/	Electrostatic discharge	T _A = 25 °C;	±2000	V
Vesd(HBM)	voltage (human body model)	JS-001-2017	±2000	V
\/	Electrostatic discharge	T _A = 25 °C;	.500	W
V _{ESD(CDM)}	voltage (charge device model)	JS-002-2018	±500	V

6.4 Electrical Specifications

Over operating temperature range (T_J = -40° C to 125°C), Typical values are at T_J = 25°C. V_{IN} = 1.4 V or V_{IN} = V_{OUT} (TARGET) + 0.4 V, V_{OUT} (TARGET) = 0.5 V, V_{OUT} connected to 50 Ω to GND, V_{EN} = 1.4 V, C_{IN} = 10 μ F, C_{OUT} = 10 μ F, C_{NR/SS} = 0 nF, C_{FF} = 0 nF, and PG pin pulled up to OUT with 100 k Ω , unless otherwise noted.

Table 6-4 Electrical characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIN	Input Range	_	1.4	_	6.5	V
V_{FB}	Feedback	_	_	0.5		٧
-10	Voltage					-
V _{NR/SS}	NR/SS pin			0.5		V
V NR/SS	Voltage	_		5.5		V
V _{UVLO(IN)}	UVLO	V _{IN} rising	_	1.33	1.39	V
Vincens	UVLO		_	230	_	mV
V _{HYS(IN)}	hysteresis	_				IIIV
		Using Voltage setting pins (25	0.5		2.075	
V _{оит}	Output Voltage	mV, 50 mV, 100 mV, 200 mV,	-1%		+1%	V
		400 mV and 0.8 V)	-1/0		T1/0	
	Range	Using external resistors	0.5		5.2	V
		Osing external resistors	-1%		+1%	V



-		ODOOLD 10					
Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
	Output Assuracy	VIN = VOUT +	0.3 V,	-1		1	%
	Output Accuracy	0.5 V ≤ V _{OUT} ≤	≦ 5.2 V	-1	_	'	70
△Vouт/	Line Degulation	louт = 5 mA,			0.1		m\//\/
$\triangle V_{IN}$	Line Regulation	$1.4 \text{ V} \leq \text{V}_{\text{IN}} \leq$	6.5 V	_	0.1	_	mV/V
△Vouт/	Load Regulation	5 mA ≤ l _{out} :	≤ 2 A	_	0.3	_	mV/A
△Іоит		\/ 4.4\/.I					
		$V_{IN} = 1.4 \text{ V}, I_{OU}$ $V_{FB} = 0.5 \text{ V}$		_	95	120	mV
V _{DROP}	Dropout Voltage	V _{IN} = 5.4 V, I _{OL}					
		$V_{IN} = 3.4 \text{ V}, 100$ $V_{FB} = 0.5 \text{ V}$		_	110	180	mV
	Output Current	Vout = 90% * Vo	OUT(TARGET)		0.0		^
I _{LIM}	Limit	$V_{IN} = V_{OUT(TARGET)}$	+ 400 mV	_	3.0	_	Α
Isc	Short-Circuit Current Limit	RLOAD = 20	mΩ	_	1	_	Α
		Vin = 6.5 V, I _{OU}	т = 5 mA	_	3.0	4.2	mA
	Ground Pin	Vin = 1.4 V, Io			4.2	5.5	mA
IGND	Current	Shutdown, PG :					
		$V_{IN} = 6.5 \text{ V}, V_{EN} = 0.5 \text{ V}$		_	_	25	uA
	EN 5: 0	V _{IN} = 6.5 V, V _{EN} = 0 V and 6.5 V		-0.1		0.4	uA
I _{EN}	EN Pin Current					0.1	
V	EN Pin			4.4		0.5	.,
V _{EN_H}	High-Level	_		1.4	_	6.5	V
V _{EN_L}	EN Pin			0		0.5	V
V EN_L	Low-Level	_		U	_	0.5	V
V _{IT(PG)}	PG Pin	For falling \	/OUT	81%	86%	91%	V
VII(PG)	Threshold	For falling	V OU I	*Vоит	*Vоит	*Vоит	V
VHYS_PG	PG Pin	For rising \	lout		6%		V
VHY5_PG	Hysteresis	TOT HSING V	7001		*V _{OUT}		V
	PG Pin						
V_{PG_L}	Low-Level	$V_{OUT} < V_{IT(PG)}, I_{PG}$	G = -1 mA	_		0.1	V
	output Voltage						
	PG Pin						
I _{PG_LK}	Low-leakage	$V_{OUT} > V_{IT(PG)}, V_{I}$	eg = 6.5 V	_	_	1	uA
	Current						
	NR/SS Pin						
I _{NR/SS}	Charging	$V_{IN} = GND, V_{IN}$	= 6.5 V	4	7.2	9	uA
	Current						
I _{FB}	FB Pin leakage	VIN = 6.5	V	-100	_	100	nA
ILD	Current	V IIV — 0.3	V _{IN} = 6.5 V			100	ПА
PSRR	Power Supply	V_{IN} - $V_{OUT} = 0.4 V$	f = 10 KHz,	_	42	_	dB
, order	Ripple Rejection	$I_{OUT} = 2 A$	V _{OUT} =0.8 V		72		GD.
L			I	l .	ı	l .	1




Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
		C _{NR/SS} = 100 nF	f= 500KHz,		39		dB
		$C_{FF} = 10 \text{ nF}$	V _{OUT} =0.8 V		39	_	uБ
		Соит=	f = 10 KHz,		40		dB
		47uF//10uF//10 uF	Vout = 5 V		40	_	иБ
			f = 500				
			KHz,	_	25	_	dB
			V _{OUT} =5 V				
		BW = 10 Hz to 100 KHz,					
		Vin = 1.4V					
		$V_{OUT} = 0.5 V$,			5.9		uVrms
		I _{OUT} = 2	Α,		0.9		U V RIVIS
VN	Output Noise	$C_{NR/SS} = 100 \text{ nF}, 0$	$C_{FF} = 10 \text{ nF}$				
VN	Voltage	$C_{OUT} = 47 \text{ uF}//10$	uF//10 uF				
		BW = 10 Hz to	100 KHz,				
		V _{ОUТ} = 5.0 V, I _О	υτ = 2 A,		9.8		uVrms
		$C_{NR/SS} = 100 \text{ nF}, 0$	$C_{FF} = 10 \text{ nF}$		9.0	_	UVRMS
		C _{OUT} = 47 uF//10	uF//10 uF				
	Thermal	Shut down, temperature			160		°C
T _{SD}	Shutdown	increasir	increasing		100		
	Threshold	Reset, temperature	e increasing		140	_	°C



6.5 Typical Characteristics


 $T_A = 25$ °C, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(NOM)} + 0.4$ V (whichever is greater), $V_{OUT(NOM)} = 0.5$ V, $V_{EN} = 1.4$ V, $C_{OUT} = 10$ µF, $C_{NR/SS} = 10$ nF, $C_{FF} = 10$ nF, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted).





Typical Characteristics


 $T_A = 25^{\circ}$ C, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(NOM)} + 0.4$ V (whichever is greater), $V_{OUT(NOM)} = 0.5$ V, $V_{EN} = 1.4$ V, $C_{OUT} = 10$ µF, $C_{NR/SS} = 10$ nF, $C_{FF} = 10$ nF, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted).






Typical Characteristics

 $T_A = 25$ °C, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(NOM)} + 0.4$ V (whichever is greater), $V_{OUT(NOM)} = 0.5$ V, $V_{EN} = 1.4$ V, $C_{OUT} = 10$ µF, $C_{NR/SS} = 10$ nF, $C_{FF} = 10$ nF, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted).






 $T_A = 25$ °C, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(NOM)} + 0.4$ V (whichever is greater), $V_{OUT(NOM)} = 0.5$ V, $V_{EN} = 1.4$ V, $C_{OUT} = 10$ μ F, $C_{NR/SS} = 10$ nF, $C_{FF} = 10$ nF, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted).






 $T_A = 25^{\circ}$ C, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(NOM)} + 0.4$ V (whichever is greater), $V_{OUT(NOM)} = 0.5$ V, $V_{EN} = 1.4$ V, $C_{OUT} = 10$ µF, $C_{NR/SS} = 10$ nF, $C_{FF} = 10$ nF, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted).






 $T_A = 25$ °C, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(NOM)} + 0.4$ V (whichever is greater), $V_{OUT(NOM)} = 0.5$ V, $V_{EN} = 1.4$ V, $C_{OUT} = 10$ μ F, $C_{NR/SS} = 10$ nF, $C_{FF} = 10$ nF, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted).






 $T_A = 25$ °C, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(NOM)} + 0.4$ V (whichever is greater), $V_{OUT(NOM)} = 0.5$ V, $V_{EN} = 1.4$ V, $C_{OUT} = 10$ µF, $C_{NR/SS} = 10$ nF, $C_{FF} = 10$ nF, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted).





 $T_A = 25^{\circ}C$, $V_{IN} = 1.4$ V or $V_{IN} = V_{OUT(NOM)} + 0.4$ V (whichever is greater), $V_{OUT(NOM)} = 0.5$ V, $V_{EN} = 1.4$ V, $C_{OUT} = 10$ μ F, $C_{NR/SS} = 10$ nF, $C_{FF} = 10$ nF, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted).





7 Typical application circuit

Figure 7-1 Typical GD30LD1001x application circuit with adjustable resistance





Table 7-1 Adjusted V_{OUT} by external feedback resistor

V 00	External Feedback Resistor					
V оит (V)	R1 (kΩ)	R2(kΩ)				
0.5	0	NC				
0.6	11	54.9				
0.7	10.2	25.5				
0.8	10.7	17.8				
0.9	11	13.7				
1.0	11	11				
1.2	9.31	6.65				
1.8	10.2	3.92				
2.5	10.8	2.7				
3.0	11	2.2				
3.3	11.2	2				
5.0	10.8	1.2				
5.2	12.22	1.3				



Figure 7-2 Typical GD30LD1001x application circuit with pin-setting



1.0V Fixed Vout ($V_{OUT} = V_{FB} + 100 \text{mV} + 400 \text{mV} = 1.0 \text{V}$)

Table 7-2 Adjusted V_{OUT} by pin-setting

V _{FB} = 0.5V, SNS connect to V _{OUT}							
V оит (V)	25mV	50mV	100mV	200mV	400mV	0.8V	
0.500	OPEN	OPEN	OPEN	OPEN	OPEN	OPEN	
0.525	GND	OPEN	OPEN	OPEN	OPEN	OPEN	
0.550	OPEN	GND	OPEN	OPEN	OPEN	OPEN	
0.575	GND	GND	OPEN	OPEN	OPEN	OPEN	
0.600	OPEN	OPEN	GND	OPEN	OPEN	OPEN	
0.625	GND	OPEN	GND	OPEN	OPEN	OPEN	
0.650	OPEN	GND	GND	OPEN	OPEN	OPEN	
0.675	GND	GND	GND	OPEN	OPEN	OPEN	
0.700	OPEN	OPEN	OPEN	GND	OPEN	OPEN	
0.725	GND	OPEN	OPEN	GND	OPEN	OPEN	
0.750	OPEN	GND	OPEN	GND	OPEN	OPEN	
0.775	GND	GND	OPEN	GND	OPEN	OPEN	
0.800	OPEN	OPEN	GND	GND	OPEN	OPEN	
0.825	GND	OPEN	GND	GND	OPEN	OPEN	
0.850	OPEN	GND	GND	GND	OPEN	OPEN	
0.875	GND	GND	GND	GND	OPEN	OPEN	
0.900	OPEN	OPEN	OPEN	OPEN	GND	OPEN	
0.925	GND	OPEN	OPEN	OPEN	GND	OPEN	
0.950	OPEN	GND	OPEN	OPEN	GND	OPEN	
0.975	GND	GND	OPEN	OPEN	GND	OPEN	
1.000	OPEN	OPEN	GND	OPEN	GND	OPEN	
1.025	GND	OPEN	GND	OPEN	GND	OPEN	
1.050	OPEN	GND	GND	OPEN	GND	OPEN	
1.075	GND	GND	GND	OPEN	GND	OPEN	
1.100	OPEN	OPEN	OPEN	GND	GND	OPEN	




	V _{FB} = 0.5V, SNS connect to V _{OUT}							
V _{OUT} (V)	25mV	50mV	100mV	200mV	400mV	V8.0		
1.125	GND	OPEN	OPEN	GND	GND	OPEN		
1.150	OPEN	GND	OPEN	GND	GND	OPEN		
1.175	GND	GND	OPEN	GND	GND	OPEN		
1.200	OPEN	OPEN	GND	GND	GND	OPEN		
1.225	GND	OPEN	GND	GND	GND	OPEN		
1.250	OPEN	GND	GND	GND	GND	OPEN		
1.275	GND	GND	GND	GND	GND	OPEN		
1.300	OPEN	OPEN	OPEN	OPEN	OPEN	GND		
1.325	GND	OPEN	OPEN	OPEN	OPEN	GND		
1.350	OPEN	GND	OPEN	OPEN	OPEN	GND		
1.375	GND	GND	OPEN	OPEN	OPEN	GND		
1.400	OPEN	OPEN	GND	OPEN	OPEN	GND		
1.425	GND	OPEN	GND	OPEN	OPEN	GND		
1.450	OPEN	GND	GND	OPEN	OPEN	GND		
1.475	GND	GND	GND	OPEN	OPEN	GND		
1.500	OPEN	OPEN	OPEN	GND	OPEN	GND		
1.525	GND	OPEN	OPEN	GND	OPEN	GND		
1.550	OPEN	GND	OPEN	GND	OPEN	GND		
1.575	GND	GND	OPEN	GND	OPEN	GND		
1.600	OPEN	OPEN	GND	GND	OPEN	GND		
1.625	GND	OPEN	GND	GND	OPEN	GND		
1.650	OPEN	GND	GND	GND	OPEN	GND		
1.675	GND	GND	GND	GND	OPEN	GND		
1.700	OPEN	OPEN	OPEN	OPEN	GND	GND		
1.725	GND	OPEN	OPEN	OPEN	GND	GND		
1.750	OPEN	GND	OPEN	OPEN	GND	GND		
1.775	GND	GND	OPEN	OPEN	GND	GND		
1.800	OPEN	OPEN	GND	OPEN	GND	GND		
1.825	GND	OPEN	GND	OPEN	GND	GND		
1.850	OPEN	GND	GND	OPEN	GND	GND		
1.875	GND	GND	GND	OPEN	GND	GND		
1.900	OPEN	OPEN	OPEN	GND	GND	GND		
1.925	GND	OPEN	OPEN	GND	GND	GND		
1.950	OPEN	GND	OPEN	GND	GND	GND		
1.975	GND	GND	OPEN	GND	GND	GND		
2.000	OPEN	OPEN	GND	GND	GND	GND		
2.025	GND	OPEN	GND	GND	GND	GND		
2.050	OPEN	GND	GND	GND	GND	GND		
2.075	GND	GND	GND	GND	GND	GND		



8 Layout guideline

Figure 8-1 Typical GD30LD1001x layout guideline



Notes:

- 1. The capacitor C_{IN} and C_{OUT} should be placed on the top layer to reduce parasitic parameters.
- 2. All capacitors are as close as possible to the corresponding pins of the LDO.



9 Package information

9.1 QFN16 package outline dimensions

Figure 9-1 QFN16 package outline





Table 9-1 QFN16 dimensions

Symbol	Min	Nom	Max			
Α	0.70	0.75	0.80			
A1	0	0.02	0.05			
b	0.20	0.25	0.30			
b1		0.18REF				
С		0.203REF				
D	2.90	3.00	3.10			
D2	1.60	1.70	1.80			
е		0.50BSC				
Ne		1.50BSC				
Nd		1.50BSC				
Е	2.90	3.00	3.10			
E2	1.60	1.70	1.80			
h	0.30	0.30 0.35				
k	0.30 0.35		0.40			
L	0.25	0.35				

(Original dimensions are in millimeters)



Figure 9-2 QFN16 recommend footprint



(All dimensions are in millimeters)



9.2 Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "O". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

Θ_{JA}: Thermal resistance, junction-to-ambient.

Θ_{JB}: Thermal resistance, junction-to-board.

Θ_{JC}: Thermal resistance, junction-to-case.

Ψ_{JB}: Thermal characterization parameter, junction-to-board.

 Ψ_{JT} : Thermal characterization parameter, junction-to-top center.

 $\Theta_{JA} = (T_J - T_A)/P_D$

 $\Theta_{JB} = (T_J - T_B)/P_D$

 $\Theta_{JC} = (T_J - T_C)/P_D$

Where, T_J = Junction temperature.

T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

 Θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower Θ_{JA} can be considerate as better overall thermal performance. Θ_{JA} is generally used to estimate junction temperature.

 Θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

 Θ_{JC} represents the thermal resistance between the chip surface and the package top case. Θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 9-2 Package thermal characteristics(1)

Symbol	Condition	Package	Value	Unit
ОЈА	Natural convection, 2S2P PCB	QFN16	73.09	°C/W
ΘЈВ	Cold plate, 2S2P PCB	QFN16	32.22	°C/W
ΘJC(top)	Cold plate, 2S2P PCB	QFN16	36.64	°C/W
Ψ_{JB}	Natural convection, 2S2P PCB	QFN16	33.66	°C/W
Ψ_{JT}	Natural convection, 2S2P PCB	QFN16	2.68	°C/W

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



10 Ordering information

Table 10-1 Part ordering code for GD30LD1001x devices

Ordering Code	Package	Package Type	Packing Type	MOQ	Temperature Junction Range
GD30LD1001LUTR	QFN16(3.0X3.0)	Green	Tape&Reel	3000	-40°C to +125°C



11 Revision history

Table 11-1 Revision history

Revision No.	Description	Date
1.0	Initial Release	2023



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. Unless otherwise expressly specified in the datasheet of the Product , the Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advanced-lighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 GigaDevice - All rights reserved