

# 16-Channel DAS with 16-Bit、Bipolar Input、Dual-Channel Simultaneous Sampling ADC

#### 1 Features

- 16-channel, dual-way, synchronous sampling input
- Independently selectable channel input ranges
  - True bipolar: ±10 V, ±5 V, ±2.5 V
- 5 V single analog supply, V DRIVE supply voltage: 2.3 V to 3.6 V
- · Fully integrated data acquisition solution
  - Analog input clamp protection
  - Input buffer with 1  $M\Omega$  analog input impedance
  - First order anti-aliasing analog filter
  - On-chip precision voltage reference and reference voltage buffer
  - Dual-channel 16-bit Successive
     Approximation Register (SAR) ADC
  - Throughput rate: 2×1 MSPS
  - Oversampling capability provided by digital filter
  - Flexible sequencer, supporting burst mode
- · Flexible parallel/serial interface
  - SPI/QSPI/MICROWIRE/DSP compatible
- Hardware/Software Configuration
- performance
  - Signal-to-Noise Ratio (SNR): 90.5 dB (1 MSPS)
  - Total Harmonic Distortion (THD): -103 dB
  - ±1 LSB INL (typ), ±0.99 LSB DNL (max)
  - 7 kV ESD rating on analog input channels
- On-chip self-test function
- 80-pin LQFP package

## 2 Application

- · Power line monitoring
- Protection relay
- Multiphase Motor Control
- Instrumentation and control systems
- Data Acquisition System (DAS)

## 3 Description

The GD30AD33G1 is a 16-bit DAS that supports dual-channel simultaneous sampling of 16 channels. The GD30AD33G1 operates from a single 5 V power supply and can handle  $\pm 10$  V,  $\pm 5$  V, and  $\pm 2.5$  V true bipolar input signals while each pair of channels can sample at up to 1MSPS throughput and 90.5 dB SNR.

The GD30AD33G1 input clamp protection circuit can withstand voltages up to  $\pm 25$  V. Regardless of the sampling frequency, the analog input impedance of the GD30AD33G1 is 1 M $\Omega$ . It operates in a single-supply mode with on-chip filtering and high input impedance, eliminating the need for a driver op amp and external bipolar power supply.

The device integrates analog input clamp protection, a dual 16-bit charge redistribution SAR analog-to-digital converter (ADC), a flexible digital filter, 2.5 V reference and reference buffer, and high speed serial and parallel interfaces.

GD30AD33G1 is compatible with Serial Peripheral Interface (SPI)/QSPI/DSP/MIC-ROWIRE.

#### Device Information<sup>1</sup>

| PART NUMBER | PACKAGE | BODY SIZE(NOM)    |  |
|-------------|---------|-------------------|--|
| GD30AD33G1  | LQFP80  | 14.00mm x 14.00mm |  |

1. For packaging details, see *Packaging Information* section.



## **Table of Contents**

| 1   | Feat     | ures                                       |    |
|-----|----------|--|----|
| 2   | Appl     | lication                                   | 1  |
| 3   | Desc     | cription                                   | 1  |
| Tab | ole of ( | Contents                                   | 2  |
| 4   | Devi     | ce Overview                                | 4  |
|     | 4.1      | Pinout and Pin Assignment                  | 2  |
|     | 4.2      | Pin Description                            | 5  |
| 5   | Para     | meter Information                          | 11 |
|     | 5.1      | Absolute Maximum Ratings                   | 11 |
|     | 5.2      | Thermal Resistance                         | 11 |
|     | 5.3      | Technical Specifications                   | 12 |
|     | 5.4      | General Timing Specifications              | 16 |
|     | 5.5      | Parallel Mode Timing Specifications        | 18 |
|     | 5.6      | Serial Mode Timing Specifications          | 20 |
|     | 5.7      | Typical Performance Characteristics        | 21 |
| 6   | Fund     | ctional Description                        | 26 |
|     | 6.1      | Converter Details                          | 26 |
|     | 6.2      | Analog Input                               | 26 |
|     | 6.3      | ADC Transfer Function                      | 29 |
|     | 6.4      | Internal/External Reference Voltage Source | 30 |
|     | 6.5      | Shutdown Mode                              | 30 |
|     | 6.6      | Digital Filter                             | 30 |
| 7   | Appl     | lication Information                       | 32 |
|     | 7.1      | Functional Block Diagram                   | 32 |
|     | 7.2      | Functional Overview                        | 32 |
|     | 7.3      | Power Supply                               | 32 |
|     | 7.4      | Typical Connection                         | 32 |
| 8   | Devi     | ce Configuration                           | 34 |
|     | 8.1      | Working Mode                               | 34 |
|     | 8.2      | Internal/External Reference Voltage Source | 34 |
|     | 8.3      | Digital Interface                          | 32 |
|     | 8.4      | Hardware Mode                              | 32 |
|     | 8.5      | Software Mode                              | 35 |
|     | 8.6      | Reset Function                             | 35 |
|     | 8.7      | Pin Function Overview                      | 36 |
| 9   | Digit    | tal Interface                              | 39 |
|     | 9.1      | Channel Selection                          | 39 |
|     | 9.2      | Parallel Interface                         | 40 |
|     | 9.3      | Serial Interface                           | 42 |
| 10  | Sequ     | uencer                                     | 46 |
|     | 10.1     | Hardware Mode Sequencer                    | 46 |
|     |          |  |    |



|    | 10.2 | Software Pattern Sequencer | 47 |
|----|------|----------------------------|----|
|    | 10.3 | Burst Sequencer            | 47 |
| 11 | Diag | nosis                      |    |
|    | 11.1 | Diagnostic Channel         |    |
|    | 11.2 | Interface Self-Test        |    |
|    | 11.3 | CRC                        |    |
| 12 | Regi | ster Summary               |    |
|    | 12.1 | Addressing Register        |    |
|    | 12.2 | Configuration Registers    |    |
|    | 12.3 | Channel Register           |    |
|    | 12.4 | Input Range Register       |    |
|    | 12.5 | Sequencer Stack Registers  |    |
|    | 12.6 | Status Register            |    |
| 13 | Pack | aging Information          |    |
| 14 |      | ring Information           |    |
| 15 |      | sion History               |    |



#### 4 Device Overview

## 4.1 Pinout and Pin Assignment




Figure 1. Pin Configuration



## 4.2 Pin Description

| PINS              |               | PIN               | FUNCTION  |  |  |
|-------------------|---------------|-------------------|---|--|--|
| NAME <sup>2</sup> | NUM           | TYPE <sup>1</sup> | FUNCTION  |  |  |
| V4BGND            | 1             | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V4B.  |  |  |
| V4B               | 2             | Al                | Channel 4 Analog Input, ADC B.  |  |  |
| V5BGND            | 3             | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V5B.  |  |  |
| V5B               | 4             | Al                | Channel 5 Analog Input, ADC B.  |  |  |
| AGND              | 5, 16, 29, 72 | Р                 | Analog power ground pin.  |  |  |
| Vcc               | 6, 15, 30, 71 | Р                 | Analog supply voltage, 4.7 V to 5.25 V. This is the supply voltage for the internal front-end amplifier and ADC core. These pins should be decoupled to AGND with 0.1 µF and 10 µF parallel capacitors. |  |  |
| V6B               | 7             | Al                | Channel 6 Analog Input, ADC B.  |  |  |
| V6BGND            | 8             | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V6B.  |  |  |
| V7B               | 9             | Al                | Channel 7 Analog Input, ADC B.  |  |  |
| V7BGND            | 10            | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V7B.  |  |  |
| V7AGND            | 11            | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V7A.  |  |  |
| V7A               | 12            | Al                | Channel 7 Analog Input, ADC A.  |  |  |
| V6AGND            | 13            | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V6A.  |  |  |
| V6A               | 14            | Al                | Channel 6 Analog Input, ADC A.  |  |  |
| V5A               | 17            | Al                | Analog input V5A.   |  |  |
| V5AGND            | 18            | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V5A.  |  |  |
| V4A               | 19            | Al                | Analog input V4A.   |  |  |
| V4AGND            | 20            | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V4A.  |  |  |
| V3AGND            | 21            | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V3A.  |  |  |
| V3A               | 22            | Al                | Channel 3 Analog Input, ADC A.  |  |  |
| V2AGND            | 23            | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V2A.  |  |  |
| V2A               | 24            | Al                | Channel 2 Analog Input, ADC A.  |  |  |
| V1AGND            | 25            | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin V1A.  |  |  |
| V1A               | 26            | Al                | Channel 1 Analog Input, ADC A.  |  |  |



| PINS PIN          |        | PIN               | FUNCTION   |  |  |
|-------------------|--------|-------------------|--|--|--|
| NAME <sup>2</sup> | NUM    | TYPE <sup>1</sup> | FUNCTION   |  |  |
| V0AGND            | 27     | AIGND             | Analog input ground pin. This pin corresponds to the analog input pin V0A.   |  |  |
| V0A               | 28     | Al                | Channel 0 Analog Input, ADC A.   |  |  |
|                   |        |                   | Reference Voltage Buffer Output Force/Sense Pin. Decouple this pin           |  |  |
| REFCAP            | 31     | CAP               | to AGND with a low effective series resistance (ESR), 10 µF, X5R             |  |  |
| REFCAP            | 31     | CAP               | ceramic capacitor as close to the REFCAP pin as possible. The                |  |  |
|                   |        |                   | voltage on this pin is typically 4.096V.                                     |  |  |
| REFGND            | 32     | CAP               | Reference voltage ground pin. This pin should be connected to AGND.          |  |  |
|                   |        |                   | Reference Voltage Input/Reference Voltage Output. When the                   |  |  |
|                   |        |                   | REFSEL pin is set to logic high, this pin provides the 2.5V on-chip          |  |  |
|                   |        |                   | reference voltage for external use. Alternatively, the REFSEL pin can        |  |  |
|                   |        |                   | be set to logic low to disable the internal reference voltage and apply      |  |  |
| DEFINOUT          | 22     | DEE               | a 2.5V external reference voltage to this input. Decoupling of this pin      |  |  |
| REFINOUT          | 33     | REF               | is required whether using an internal or external reference voltage. A       |  |  |
|                   |        |                   | 100nF X8R capacitor should be connected between the REFINOUT                 |  |  |
|                   |        |                   | pin and REFINOUTGND as close to the REFINOUT pin as possible. If             |  |  |
|                   |        |                   | an external reference voltage source is used, a $10k\Omega$ series resistor  |  |  |
|                   |        |                   | should be connected to this pin to limit the reference signal bandwidth.     |  |  |
| REFINOUTGND       | 34     | CAP               | Reference voltage input and reference voltage output ground pins.            |  |  |
|                   |        |                   | Internal/External Reference Select Input. REFSEL is a logic input. If        |  |  |
|                   |        |                   | this pin is set to logic high, the internal reference mode is selected and   |  |  |
|                   |        | DI                | enabled. If this pin is set to logic low, the internal reference is disabled |  |  |
| REFSEL            | 35     |                   | and an external reference must be applied to the REFINOUT pin.               |  |  |
|                   |        |                   | When full reset is released, the signal state is latched and another full    |  |  |
|                   |        |                   | reset is required to reconfigure.  |  |  |
|                   |        |                   | Reset Input. Full and partial reset options are available. The type of       |  |  |
| DECET             | 26     | DI                | reset is determined by the RESET pulse length. When RESET held               |  |  |
| RESET             | 36     | DI                | low, the device is placed in shutdown mode. See Reset Function               |  |  |
|                   |        |                   | section for details.   |  |  |
|                   |        |                   | Channel Sequencer Enable Input (Hardware Mode Only). When                    |  |  |
|                   |        |                   | SEQEN is tied low, the sequencer is disabled. When SEQEN is high,            |  |  |
|                   |        |                   | the sequencer is enabled (limited functionality in hardware mode).           |  |  |
| SEQEN             | 37     | DI                | See the  |  |  |
| SEQEN             | 37     | Di                |  |  |  |
|                   |        |                   | Sequencer. When full reset is released, the signal state is latched and      |  |  |
|                   |        |                   | another full reset is required to reconfigure. In software mode, this pin    |  |  |
|                   |        |                   | must be connected to DGND.   |  |  |
|                   |        |                   | Hardware/Software Mode Select, Hardware Mode Range Select Input.             |  |  |
| HW_RNGSEL1        | 38, 39 | DI                | Hardware/Software Mode Select is latched on full reset. Range                |  |  |
| HW_RNGSEL0        | JU, J9 | Di                | selection in Hardware Mode is not latched.                                   |  |  |
|                   |        |                   | HW_RNGSELx = 00: Software mode; GD30AD33G1 is configured via                 |  |  |



| PINS                  |                | PIN               | FUNCTION   |  |
|-----------------------|----------------|-------------------|--|--|
| NAME <sup>2</sup>     | NUM            | TYPE <sup>1</sup> | FUNCTION   |  |
|                       |                |                   | software registers.  HW_RNGSELx = 01: Hardware mode; analog input range is ±2.5 V.  HW_RNGSELx = 10: Hardware mode; analog input range is ±5 V.  HW_RNGSELx = 11: Hardware mode; analog input range is ±10 V.  |  |
| SER/PAR               | 40             | DI                | Serial/Parallel Interface Select Input. Logic Input. If this pin is tied to a logic low, the parallel interface is selected. If this pin is tied to a logic high, the serial interface is selected. When full reset is released, the signal state is latched and another full reset is required to reconfigure   |  |
| DB0, DB1, DB2,<br>DB3 | 41, 42, 43, 44 | DO/DI             | Parallel output/input data bit 0 to data bit 3. In parallel mode, these pins are the output/input parallel data bits DB7 to DB0. See the   Parallel Interface section for details. In serial mode, these pins must be connected to DGND.   |  |
| DB4/SER1W             | 45             | DO/DI             | Parallel Output/Input Data Bit 4/Serial Output Select. In Parallel mode, this pin acts as a three-state parallel digital output/input pin. See the <i>Parallel Interface</i> section for details.  In serial mode, this pin determines whether the serial output works on SDOA and SDOB, or only on SDOA. When SER1W is low, the serial output only works on SDOA; when SER1W is high, the serial output works on SDOA and SDOB. When the full reset is released, the signal state is latched and another full reset is required to reconfigure.   |  |
| DB5/CRCEN             | 46             | DO/DI             | Parallel Output/Input Data Bit 5/CRC Enable Input. In parallel mode, this pin acts as a three-state parallel digital input/output. While in serial mode, this pin acts as a CRC enable input. The CRCEN signal state is latched on the release of a full reset, and requires an additional full reset to reconfigure. Refer to the <i>Digital Interface</i> section for further details.  In serial mode, when CRCEN is low, there is no CRC word following the conversion results; when CRCEN is high, an extra CRC word follows the last conversion word configured by CHSELx. See the CRC section for further details.  In software mode, this pin must be connected to DGND. |  |
| DB6, DB7              | 47, 48         | DO/DI             | Parallel Output/Input Data Bit 6 and Data Bit 7. These pins act as three-state parallel digital input/outputs when SER/PAR = 0. See the <i>Parallel Interface</i> section for details.  In serial mode, when SER/PAR = 1, these pins must be connected to DGND.  |  |
| V <sub>DRIVE</sub>    | 49             | Р                 | Logic Power Input. The supply voltage at this pin determines the operating voltage of the logic interface. The nominal supply at this pin is the same as the host interface supply. This pin should be decoupled with a 0.1 $\mu$ F and 10 $\mu$ F parallel capacitor.   |  |
| DGND                  | 50             | Р                 | Digital ground. This pin is the ground reference point for all digital   |  |



| PINS PIN          |            | PIN               | FUNCTION  |  |  |
|-------------------|------------|-------------------|---|--|--|
| NAME <sup>2</sup> | NUM        | TYPE <sup>1</sup> | FUNCTION  |  |  |
|                   |            |                   | circuits on the GD30AD33G1 . The DGND pin must be connected to  |  |  |
|                   |            |                   | the DGND plane of the system.   |  |  |
| REGGNDD           | 51         | CAP               | Connect to the ground of the digital low dropout (LDO) regulator at                                   |  |  |
| NEGGNDD           | 31         | OAI               | REGCAPD (Pin 52).   |  |  |
|                   |            |                   | Decoupling capacitor pin for the internal digital regulator voltage                                   |  |  |
| REGCAPD           | 52         | CAP               | output. This output pin should be independently decoupled to  |  |  |
|                   |            |                   | REGGNDD with a 10 µF capacitor. The voltage at this pin is typically                                  |  |  |
|                   |            |                   | 1.89V.  |  |  |
|                   |            |                   | Parallel Output/Input Data Bit 9 and Data Bit 8. These pins act as                                    |  |  |
|                   |            |                   | three-state parallel digital input/outputs when SER/ $\overline{PAR}$ = 0. See the                    |  |  |
| DB8, DB9          | 53, 54     | DO/DI             | Parallel Interface section for details.   |  |  |
|                   |            |                   | In serial mode, when SER/PAR = 1, these pins must be tied to  |  |  |
|                   |            |                   | DGND.   |  |  |
|                   |            |                   | Parallel Output/Input Data Bit DB10/Serial Data Output. When SER/                                     |  |  |
|                   |            |                   | PAR = 0, this pin acts as a three-state parallel digital input/output. See                            |  |  |
| DB10/SDI          | 55         | DO/DI             | the <i>Parallel Interface</i> section for details. In hardware serial mode, this                      |  |  |
|                   |            |                   | pin should be connected to DGND.  In serial mode, when SER/PAR = 1, this pin serves as the data input |  |  |
|                   |            |                   | for the SPI interface.  |  |  |
|                   |            |                   | Parallel Output/Input Data Bit 11/Serial Data Output B. When SER/                                     |  |  |
|                   |            |                   | PAR = 0, this pin acts as a three-state parallel digital input/output. See                            |  |  |
| DB11/SDOB         | 56         | DO/DI             | the <i>Parallel Interface</i> section for details.  |  |  |
|                   |            |                   | In serial mode, when SER/PAR = 1, this pin functions as SDOB,   |  |  |
|                   |            |                   | outputting serial conversion data.  |  |  |
|                   |            |                   | Parallel Output/Input Data Bit 12/Serial Data Output A. When SER/                                     |  |  |
|                   |            |                   | PAR = 0, this pin acts as a three-state parallel digital input/output. See                            |  |  |
| DB12/SDOA         | 57         | DO/DI             | the Parallel Interface section for details.   |  |  |
|                   |            |                   | In serial mode, when SER/PAR = 1, this pin functions as SDOA,   |  |  |
|                   |            |                   | outputting serial conversion data.  |  |  |
|                   |            |                   | Parallel Output/Input Data Bit 13, Data Bit 14, and Data Bit  |  |  |
|                   |            |                   | 15/Oversampling Rate Select. When SER / PAR = 0, these pins act                                       |  |  |
|                   |            |                   | as three-state parallel digital inputs/outputs. See the <i>Parallel Interface</i>                     |  |  |
| DB13/OS0,         |            |                   | section for details.  |  |  |
| DB14/OS1,         | 58, 59, 60 | DO/DI             | In serial hardware mode, these pins control the oversampling settings.                                |  |  |
| DB15/OS2.         | DB15/OS2.  |                   | When full reset is released, the signal state is latched and requires                                 |  |  |
|                   |            |                   | another full reset to reconfigure. See the <i>Digital Filter</i> section for                          |  |  |
|                   |            |                   | details.  |  |  |
|                   |            |                   | In software serial mode, these pins must be connected to DGND.  |  |  |
|                   |            |                   | Write/burst mode enable.  |  |  |
| WR/BURST          | 61         | DI                | In software parallel mode, this pin is used as a parallel interface WR.                               |  |  |
|                   |            |                   | In hardware parallel or serial mode, this pin enables BURST mode.                                     |  |  |



| PINS PIN                      |            | PIN               | FUNCTION  |  |  |
|-------------------------------|------------|-------------------|---|--|--|
| NAME <sup>2</sup>             | NUM        | TYPE <sup>1</sup> | FUNCTION  |  |  |
|                               |            |                   | When full reset is released, the signal state is latched and requires another full reset to reconfigure. See <i>Burst Sequencer</i> section for details.  In software serial mode, this pin should be connected to DGND.  |  |  |
| SCLK/RD                       | 62<br>63   | DI                | Serial Clock Input/Parallel Data Read Control Input. In serial mode, this pin acts as the serial clock input for data transfer. The falling edge of $\overline{CS}$ takes the data output lines SDOA and SDOB out of three-state and outputs the MSB of the conversion result. The SCLK rising edge clocks all subsequent data bits into the serial data outputs SDOA and SDOB.  In parallel mode, if both $\overline{CS}$ and RD are at logic low, the output bus is enabled.  Chip Select. This active low logic input enables data frame transmission.  In parallel mode, if both $\overline{CS}$ and RD are at logic low, the DBx output bus is enabled and the conversion results are output on the parallel |  |  |
|                               |            |                   | data bus. In serial mode, $\overline{\text{CS}}$ frames the serial read transfer and clocks out the MSB of the serial output data.  |  |  |
| CHSEL0,<br>CHSEL1,<br>CHSEL2. | 64, 65, 66 | DI                | Channel Select Input 0 to Input 2. In hardware mode, these inputs select the input channels for the next conversion in Channel Group A and Channel Group B. For example, CHSELx = 0x000 selects V0A and V0B for the next conversion; CHSELx = 0x001 selects V1A and V1B for the next conversion.  In software mode, these pins must be connected to DGND.   |  |  |
| BUSY                          | 67         | DO                | Busy Output. After the rising edge of CONVST, this pin goes to logic high, indicating that the conversion process has started.  The BUSY output remains high until the conversion process of the currently selected channel is complete. The falling edge of BUSY indicates that the conversion data is being latched into the output data register and will be available for reading later. The data must be read after BUSY goes low. The rising edge of CONVST has no effect when the BUSY signal is high.   |  |  |
| CONVST                        | 68         | DI                | Conversion start input for channel group A and channel group B. logic input starts conversions on the analog input channels.  For the selected analog input pair, a conversion starts when CON goes from low to high. When burst mode and oversampling mode disabled, a pair of channels is converted each time CONVST goes from low to high. In sequencer mode, when burst mode or oversampling mode is enabled, to perform the required number of conversions, CONVST only needs to go from low to high once.   |  |  |



| PII               | NS  | PIN               | FUNCTION  |
|-------------------|-----|-------------------|---|
| NAME <sup>2</sup> | NUM | TYPE <sup>1</sup> | FUNCTION  |
| REGGND            | 69  | CAP               | Internal analog regulator ground. This pin must be connected to the   |
|                   |     |                   | AGND plane of the system.   |
|                   |     |                   | Decoupling capacitor pin for the internal analog regulator voltage    |
| REGCAP            | 70  | CAP               | output. This output pin should be independently decoupled to          |
| REGUAI            | 70  | CAI               | REGGND with a 10µF capacitor. The voltage at this pin is typically    |
|                   |     |                   | 1.87V.  |
| V0B               | 73  | Al                | Channel 0 Analog Input, ADC B.  |
| V0BGND            | 74  | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin |
| VUBGIND           | 74  | AI GND            | V0B.  |
| V1B               | 75  | Al                | Channel 1 Analog Input, ADC B.  |
| V1BGND            | 76  | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin |
| VIBGND            | 70  | AI GIND           | V1B.  |
| V2B               | 77  | Al                | Channel 2 Analog Input, ADC B.  |
| V2BGND            | 78  | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin |
| VZBGND            | 70  | KI GIVD           | V2B.  |
| V3B               | 79  | Al                | Channel 3 Analog Input, ADC B.  |
| V3BGND            | 80  | AI GND            | Analog input ground pin. This pin corresponds to the analog input pin |
| VODGND            | 60  | AI GND            | V3B.  |

<sup>1.</sup> Al = Analog Input, GND = Ground, P = Power, REF = Reference Voltage Input/Output, DI = Digital Input, DO = Digital Output, and CAP = Decoupling Capacitor Pin.

<sup>2.</sup> Note that throughout this data sheet, multifunction pins, such as SER/PAR, are referred to by either the entire pin name or a single function of the pin; for example, SER means only that function is relevant.



#### 5 Parameter Information

#### 5.1 Absolute Maximum Ratings

Unless otherwise stated, T<sub>A</sub> = 25 °C.

| PARAMETER   | RATING                               |  |  |
|---|--------------------------------------|--|--|
| Vcc to AGND   | −0.3 V to +7 V                       |  |  |
| V <sub>DRIVE</sub> to AGND  | -0.3 V to V <sub>CC</sub> + 0.3 V    |  |  |
| Analog input voltage to AGND¹                                     | ±21 V                                |  |  |
| Digital input voltage to AGND                                     | -0.3 V to V <sub>DRIVE</sub> + 0.3 V |  |  |
| Digital output voltage to AGND                                    | -0.3 V to V <sub>DRIVE</sub> + 0.3 V |  |  |
| REFINOUT to AGND  | -0.3 V to V <sub>CC</sub> + 0.3 V    |  |  |
| Input current to any pin other than the power supply <sup>1</sup> | ±10 mA                               |  |  |
| Operating temperature range                                       | −40 °C to +125 °C                    |  |  |
| Storage temperature range   | −65 °C to +150 °C                    |  |  |
| Junction temperature  | 150 °C                               |  |  |
| Reflow  |                                      |  |  |
| Lead-tin soldering temperature (10 seconds to 30 seconds)         | 240 (+0) °C                          |  |  |
| Lead-free soldering temperature                                   | 260 (+0) °C                          |  |  |
| ESD   |                                      |  |  |
| All pins except analog input                                      | 2 kV                                 |  |  |
| Analog input pins only  | 7 kV                                 |  |  |

<sup>1.</sup> Transient currents below 100 mA will not cause silicon controlled rectifier (SCR) latch-up.

#### 5.2 Thermal Resistance

Thermal performance is directly related to the printed circuit board (PCB) design and the operating environment, and PCB heat dissipation design must be taken seriously.  $\Theta_{JA}$  is the junction-to-ambient thermal resistance under natural convection, measured in a 1-cubic-foot sealed enclosure, and  $\Theta_{JC}$  is the junction-to-case thermal resistance.

| PACKAGE             | Θ <sub>JA</sub> | Θις | UNIT |
|---------------------|-----------------|-----|------|
| LQFP80 <sup>1</sup> | 41              | 7.5 | °C/W |

<sup>1.</sup> Thermal resistance simulation values are based on the JEDEC 2S2P thermal test board, see JEDEC JESD51.

<sup>2.</sup> Caution: Stresses equal to or exceeding the absolute maximum ratings listed above may cause permanent damage to the product. These are maximum ratings only and do not imply that the device will operate normally under these conditions or any other conditions beyond those shown in the operational section of this technical specification. Long-term operation beyond the maximum rating conditions may affect product reliability.



## 5.3 Technical Specifications

| PARAMETER                                | TEST CONDITIONS/COMMENTS                           | MIN  | TYP  | MAX   | UNIT             |
|--|--|------|------|-------|------------------|
| Dynamic Performance                      | f <sub>IN</sub> = 1 kHz sine wave                  |      |      |       |                  |
|  | No oversampling, ±10V range                        | 89   | 90.5 |       |                  |
| Signal-to-Noise Ratio (SNR) <sup>1</sup> | No oversampling, ±5V range                         | 87   | 88   |       | dB               |
|  | No oversampling, ±2.5V range                       | 85   | 86   |       |                  |
| O: 11 N : /D: 1 /: D /:                  | No oversampling, ±10V range                        | 88.5 | 90   |       |                  |
| Signal-to-Noise/Distortion Ratio         | No oversampling, ±5V range                         | 86   | 87.5 |       | dB               |
| (SINAD)                                  | No oversampling, ±2.5V range                       | 84   | 85.5 |       |                  |
|  | No oversampling, ±10V range                        |      | 92   |       |                  |
| Dynamic Range                            | No oversampling, ±5V range                         |      | 90.5 |       | dB               |
|  | No oversampling, ±2.5V range                       |      | 88   |       |                  |
|  | No oversampling, ±10V range                        |      | -102 | -93.5 |                  |
| Total Harmonic Distortion (THD)          | No oversampling, ±5V range                         |      | -103 |       | dB               |
|  | No oversampling, ±2.5V range                       |      | -104 |       |                  |
| Peak harmonics or spurious noise         |  |      | -102 |       | dB               |
| Channel-to-channel isolation             | f <sub>IN</sub> up to 5kHz for unselected channels |      | -106 |       | dB               |
| Analog Input Filter                      |  |      |      |       | •                |
| Full Davies Dandwidth                    | -3 dB  |      | 25   |       | 1.11=            |
| Full Power Bandwidth                     | -0.1 dB  |      | 3.9  |       | kHz              |
|  | ±10 V range  |      | 6.9  |       |                  |
| Phase Delay <sup>2</sup>                 | ±5V range  |      | 6.7  |       | μs               |
|  | ±2.5 V range                                       |      | 6    |       |                  |
| Phase Delay Matching                     |  |      |      | 200   | ns               |
| DC Accuracy                              |  |      |      |       | •                |
| Resolution                               | No missing codes                                   | 16   |      |       | Bits             |
| Differential Nonlinearity (DNL)          |  |      | ±0.5 | ±0.99 | LSB <sup>4</sup> |
| Integral Nonlinearity (INL)              |  |      | ±1   | ±2    | LSB              |
|  | ±10 V range  |      | ±6   |       |                  |
| Total Unadjusted Error (TUE)             | ±5V range  |      | ±8   |       | LSB              |
|  | ±2.5V range  |      | ±10  |       |                  |
| Positive full scale error <sup>4</sup>   |  |      |      |       |                  |
|  | ±10V range   |      | ±3   | ±32   |                  |
| External reference voltage source        | ±5V range  |      | ±4   |       | LSB              |
|  | ±2.5V range  |      | ±5   |       | 1                |
| Internal voltage reference               | ±10V range   |      | ±3   |       | LSB              |



# **Technical Specifications (Continued)**

| PARAMETER                                    | TEST CONDITIONS/COMMENTS          | MIN | TYP  | MAX   | UNIT   |  |
|--|-----------------------------------|-----|------|-------|--------|--|
| Positive Full Scale (PFS) Error              | External reference voltage source |     | ±2   | ±5    | nnm/°C |  |
| Drift <sup>2</sup>                           | Internal voltage reference        |     | ±3   | ±10   | ppm/°C |  |
|  | ±10V range                        |     | 4    |       |        |  |
| Positive Full-Scale Error Matching           | ±5V range                         |     | 4    |       | LSB    |  |
|  | ±2.5V range                       |     | 8    |       |        |  |
|  | ±10V range                        |     | ±1   | ±8    |        |  |
| Bipolar Zero Code Error                      | ±5V range                         |     | ±1   | ±10   | LSB    |  |
|  | ±2.5V range                       |     | ±1.5 | ±15   |        |  |
|  | ±10V range                        |     | ±6   | ±20.4 |        |  |
| Bipolar Zero Code Error Drift <sup>2</sup>   | ±5V range                         |     | ±3.6 |       | μV/°C  |  |
|  | ±2.5V range                       |     | ±2.5 |       |        |  |
|  | ±10V range                        |     | ±2   | ±10   |        |  |
| Bipolar Zero Code Error Matching             | ±5V range                         |     | ±3   |       | LSB    |  |
|  | ±2.5V range                       |     | ±3   |       |        |  |
|  | External reference voltage source |     |      |       |        |  |
|  | ±10V range                        | ±32 | LSB  |       |        |  |
| Negative Full Cools (NFC) Fores              | ±5V range ±4                      |     |      |       |        |  |
| Negative Full Scale (NFS) Error <sup>4</sup> | ±2.5V range                       |     | ±5   |       |        |  |
|  | Internal voltage reference        |     |      |       |        |  |
|  | ±10V range                        |     | ±3   |       | LSB    |  |
| Name tive full and a sum of diff?            | External reference voltage source |     | ±2   | ±5    | /°C    |  |
| Negative full scale error drift <sup>2</sup> | Internal voltage reference        |     | ±3   | 10    | ppm/°C |  |
|  | ±10V range                        |     | 4    |       |        |  |
| Negative Full Scale Error Matching           | ±5V range                         |     | 4    |       | LSB    |  |
|  | ±2.5V range                       | 8   |      |       |        |  |
| Analog Input                                 |                                   |     |      |       |        |  |
|  | Software/Hardware Optional        |     |      | ±10   |        |  |
| Input voltage range                          | Software/Hardware Optional        |     | ±5   | V     |        |  |
|  | Software/Hardware Optional        |     |      | ±2.5  |        |  |
|  | ±10V range                        |     | 10   |       | μA     |  |
| Analog input current                         | ±5V range                         |     | 5    |       | μA     |  |
|  | ±2.5V range 2.5                   |     |      |       | μA     |  |
| Input Capacitor <sup>5</sup>                 |                                   |     | 5    |       | pF     |  |
| Input Impedance                              | See Analog Input section          | 1   |      |       | МΩ     |  |
|  | l                                 |     |      |       | 1      |  |



# **Technical Specifications (Continued)**

| PARAMETER                                       | TEST CONDITIONS/COMMENTS              | MIN                      | TYP      | MAX   | UNIT                                  |
|---|---------------------------------------|--------------------------|----------|-------|---------------------------------------|
| Reference voltage input/out                     | put                                   | •                        |          |       | •                                     |
| Reference input voltage range                   | See the ADC Transfer Function section | 2.495                    | 2.5      | 2.505 | V                                     |
| DC leakage current                              |                                       |                          |          | ±0.1  | μA                                    |
| Input Capacitor <sup>5</sup>                    | REFSEL = 1                            |                          | 7.5      |       | pF                                    |
| Reference output voltage                        | REFINOUT                              | 2.495                    | 2.5      | 2.505 | V                                     |
| Reference source temperature                    |                                       |                          | ±3       | ±15   | nnm/°C                                |
| coefficient <sup>2</sup>                        |                                       |                          | <u> </u> | ±10   | ppm/°C                                |
| Logic Input                                     |                                       |                          |          |       |                                       |
| Input voltage                                   |                                       |                          |          |       |                                       |
| High (V <sub>INH</sub> )                        | V <sub>DRIVE</sub> = 2.7 V to 3.6 V   | 2                        |          |       | V                                     |
| Tilgit (VINH)                                   | V <sub>DRIVE</sub> = 2.3 V to 2.7 V   | 1.7                      |          |       | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
| 1 () /  | V <sub>DRIVE</sub> = 2.7 V to 3.6 V   |                          |          | 0.8   | V                                     |
| Low (V <sub>INL</sub> )                         | V <sub>DRIVE</sub> = 2.3 V to 2.7 V   |                          |          | 0.7   | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
| Input Current (I <sub>IN</sub> )                |                                       |                          |          | ±1    | μA                                    |
| Input Capacitor (C <sub>IN</sub> ) <sup>5</sup> |                                       |                          | 5        |       | pF                                    |
| Logic Output                                    |                                       | 1                        |          |       | 1                                     |
| Output voltage                                  |                                       |                          |          |       |                                       |
| High (V <sub>OH</sub> )                         | Isource = 100 µA                      | V <sub>DRIVE</sub> - 0.2 | 2        |       | V                                     |
| Low (V <sub>OL</sub> )                          | I <sub>SINK</sub> = 100 μA            |                          |          | 0.4   | V                                     |
| Floating state leakage current                  |                                       |                          | ±0.005   | ±1    | μA                                    |
| Floating output capacitance <sup>5</sup>        |                                       |                          | 5        |       | pF                                    |
| Output Encoding                                 | Two's complement                      |                          |          |       |                                       |
| Conversion Rate                                 |                                       | -1                       |          |       |                                       |
| Conversion time                                 | Each pair of channels                 |                          | 0.55     |       | μs                                    |
| Collection time                                 | Each pair of channels                 |                          | 0.45     |       | μs                                    |
| Throughput rate                                 | Each pair of channels                 |                          |          | 1     | MSPS                                  |
| Power Requirements                              |                                       | -                        |          |       |                                       |
| Vcc   |                                       | 4.75                     |          | 5.25  | V                                     |
| V <sub>DRIVE</sub>                              |                                       | 2.3                      |          | 3.6   | V                                     |
| Ivec  |                                       |                          |          |       |                                       |
| Normal Mode                                     |                                       |                          |          |       |                                       |
| Static  |                                       |                          | 21       | 27    | mA                                    |
| Operational                                     | f <sub>SAMPLE</sub> = 1MSPS           |                          | 25       | 31    | mA                                    |
| Shutdown Mode                                   |                                       |                          | 4        |       | μA                                    |



## **Technical Specifications (Continued)**

| PARAMETER         | TEST CONDITIONS/COMMENTS                 | MIN | TYP | MAX  | UNIT |
|-------------------|--|-----|-----|------|------|
| Idrive            | Digital input = 0V or V <sub>DRIVE</sub> |     |     |      |      |
| Normal Mode       |  |     |     |      |      |
| Static            |  |     | 0.7 | 0.85 | mA   |
| Operation         | f <sub>SAMPLE</sub> = 1MSPS              |     | 4.6 | 4.9  | mA   |
| Shutdown Mode     |  |     | 85  |      | μA   |
| Power consumption |  |     |     |      |      |
| Normal Mode       |  |     |     |      |      |
| Static            |  |     | 130 | 150  | mW   |
| Operation         | f <sub>SAMPLE</sub> = 1MSPS              |     | 160 | 180  | mW   |
| Shutdown Mode     |  |     | 2.8 |      | mW   |

- 1. By enabling oversampling, the user can achieve 93 dB SNR, these values are valid for manual mode, in burst mode these values are reduced by approximately 1 dB.
- 2. Not production tested. Samples are tested during initial release to ensure compliance with standards.
- 3. LSB stands for least significant bit. For  $\pm 2.5$  V input range, 1LSB = 76.293  $\mu$ V; for  $\pm 5$  V input range, 1LSB = 152.58  $\mu$ V; for  $\pm 10$  V input range, 1LSB = 305.175  $\mu$ V.
- 4. The positive and negative full-scale errors of the internal reference do not include the reference error.
- 5. Simulation data support.



## **General Timing Specifications**

 $V_{CC}$  = 4.75 V to 5.25 V,  $V_{DRIVE}$  = 2.3 V to 3.6 V,  $V_{REF}$  = 2.5 V external/internal reference,  $T_A$  = -40 °C to +125 °C, unless otherwise noted. Interface timing is tested with 30pF load capacitance and is dependent on VDRIVE and the load capacitance of the serial interface.

| PARAMETER <sup>1</sup>   | CONDITIONS  | MIN  | TYP | MAX | UNIT |
|--------------------------|---|------|-----|-----|------|
| 1                        | Minimum time between consecutive CONVST rising edges                            | 4    |     |     |      |
| tcycle                   | (excluding burst and oversampling modes)  | 1    |     |     | μs   |
| tconv_low                | CONVST low level pulse width  | 80   |     |     | ns   |
| t <sub>CONV_HIGH</sub>   | CONVST high level pulse width   | 80   |     |     | ns   |
| tbusy_delay              | CONVST high to BUSY high (manual mode)  |      |     | 32  | ns   |
| tcs_setup                | BUSY falling edge to $\overline{\text{CS}}$ falling edge setup time             | 20   |     |     | ns   |
| tch_setup                | Channel selection setup time for CHSELx in hardware mode                        | 50   |     |     | ns   |
| tcн_ногр                 | Channel selection hold time of CHSELx in hardware mode                          | 20   |     |     | ns   |
| tconv                    | Conversion time for selected channel pair                                       |      | 475 | 520 | ns   |
| tacq                     | Acquisition time for the selected channel pair                                  | 480  |     |     | ns   |
| tquiet                   | CS rising edge to the next CONVST rising edge                                   | 50   |     |     | ns   |
| t RESET_LOW              |   |      |     |     |      |
| Partial Reset            | Partial RESET low level pulse width   | 40   |     | 500 | ns   |
| Complete reset           | Full RESET low level pulse width  | 1.2  |     |     | μs   |
| tdevice_setup            |   |      |     |     |      |
| Dartiel Deset            | The time between the high level of the part CONVST and the                      | 50   |     |     | ne   |
| Partial Reset            | rising edge of RESET  | 50   |     |     | ns   |
| Complete reset           | The time between the full high level of CONVST and the rising                   | 15   |     |     | ms   |
|                          | edge of RESET   |      |     |     |      |
| twrite                   |   |      |     |     |      |
| Partial Reset            | For write operations, RESET the time between the high level and CS              | 50   |     |     | ns   |
| Complete reset           | For write operations, RESET the time between fully high and CS                  | 240  |     |     | μs   |
| t <sub>RESET</sub> _WAIT | Time between stabilizing VCC/VDRIVE and releasing RESET                         | 1    |     |     | ms   |
| treset_setup             | RESET The time that the queried hardware input must remain                      |      |     |     |      |
| - TREGET _GET GT         | stable before being released  |      |     |     |      |
| Partial Reset            |   | 10   |     |     | ns   |
| Complete reset           |   | 0.05 |     |     | ms   |
| t RESET_HOLD             | RESET The time after release that the queried hardware input must remain stable |      |     |     |      |
| Partial Reset            |   | 10   |     |     | ns   |
| Complete reset           |   | 0.24 |     |     | ms   |
|                          |   |      |     |     |      |

<sup>1.</sup> Not production tested. Samples are tested during initial release to ensure compliance with standards.






Figure 2. Universal Timing Diagram Across All Interfaces




Figure 3. Reset Timing Diagram



## 5.5 Parallel Mode Timing Specifications

| PARAMETER               | MIN | TYP | MAZ | UNIT | DESCRIPTION  |
|-------------------------|-----|-----|-----|------|--|
| t <sub>RD_SETUP</sub>   | 0   |     |     | ns   | CS falling edge to RD falling edge setup time            |
| t <sub>RD_HOLD</sub>    | 0   |     |     | ns   | RD rising edge to CS rising edge hold time               |
| t <sub>RD_HIGH</sub>    | 10  |     |     | ns   | RD high level pulse time                                 |
| t <sub>RD_LOW</sub>     | 30  |     |     | ns   | RD low level pulse time                                  |
| t <sub>DOUT_SETUP</sub> |     |     | 30  | ns   | Data access time after the falling edge RD               |
| tdout_3STATE            |     |     | 11  | ns   | CS rising edge to DBx high impedance state               |
| twr_setup               | 10  |     |     | ns   | CS to WR set-up time                                     |
| twr_HIGH                | 20  |     |     | ns   | WR high level pulse time                                 |
| t <sub>WR_LOW</sub>     | 30  |     |     | ns   | WR low level pulse time                                  |
| twr_hold                | 10  |     |     | ns   | WR hold time   |
| t <sub>DIN_</sub> SETUP | 30  |     |     | ns   | Configuration data to WR set-up time                     |
| t <sub>DIN_HOLD</sub>   | 10  |     |     | ns   | Configuration data to WR hold time                       |
| <b>.</b>                | 20  |     |     | no   | Configuration data stabilization time, WR rising edge to |
| tconf_settle            | 20  |     |     | ns   | CONVST rising edge                                       |




Figure 4. Parallel Read Timing Diagram






Figure 5. Parallel Write Timing Diagram



## 5.6 Serial Mode Timing Specifications

| PARAMETER                      | MIN                 | TYP | MAZ   | UNIT | DESCRIPTION  |  |
|--------------------------------|---------------------|-----|-------|------|--|--|
| f <sub>SCLK</sub> <sup>1</sup> |                     |     | 40/50 | MHz  | SCLK Frequency   |  |
| t <sub>SCLK</sub>              | 1/f <sub>SCLK</sub> |     |       |      | Minimum SCLK period  |  |
| tsclk_setup1                   | 10.5                |     |       | ns   | CS to SCLK falling edge set-up time, V <sub>DRIVE</sub> higher than 3V                   |  |
|                                | 13.5                |     |       | ns   | CS to SCLK falling edge set-up time, V <sub>DRIVE</sub> higher than 2.3V                 |  |
| tsclk_Hold                     | 10                  |     |       | ns   | SCLK to CS rising edge hold time   |  |
| t <sub>SCLK_LOW</sub>          | 8                   |     |       | ns   | SCLK low-level pulse width   |  |
| t <sub>SCLK_HIGH</sub>         | 9                   |     |       | ns   | SCLK high-level pulse width  |  |
| tDOUT_SETUP <sup>1</sup>       |                     |     | 9     | ns   | SCLK data output access time after the rising edge, V <sub>DRIVE</sub> higher than 3 V   |  |
|                                |                     |     | 11    | ns   | SCLK data output access time after the rising edge, V <sub>DRIVE</sub> higher than 2.3 V |  |
| t <sub>DOUT_HOLD</sub>         | 4                   |     |       | ns   | SCLK data output access time after the rising edge                                       |  |
| t <sub>DIN_</sub> SETUP        | 10                  |     |       | ns   | SCLK data input setup time before the falling edge                                       |  |
| t <sub>DIN_HOLD</sub>          | 8                   |     |       | ns   | SCLK data input hold time after the falling edge   |  |
| tdout_3STATE                   |                     |     | 10    | ns   | CS rising edge to SDOx high impedance  |  |

1. Depends on VDRIVE and the load capacitance (see Table 6).





Figure 6. Serial Timing Diagram



## 5.7 Typical Performance Characteristics






Figure 7. Fast Fourier Transform (FFT), ±10V Range

Figure 8. Fast Fourier Transform (FFT), ±5V Range




Figure 9. Fast Fourier Transform (FFT), ±2.5V Range






Figure 10. Internal Reference Source Temperature
Characteristics












Figure 16. Typical DNL, ±2.5V Range




Figure 17. PFS Error vs Temperature




Figure 18. NFS Error vs Temperature






Figure 19. Bipolar Zero Code Error vs Temperature




Figure 20. IVCC vs Sampling Rate




Figure 21. Dynamic VDRIVE vsTemperature





Figure 22. IVCC vs Temperature







## 6 Functional Description

#### 6.1 Converter Details

The GD30AD33G1 is a data acquisition system that uses a high-speed, low-power, charge redistribution successive approximation analog-to-digital converter (ADC) that can perform dual-channel simultaneous sampling of 16 analog input channels. The analog inputs of the GD30AD33G1 can accept true bipolar input signals. The analog input range options are ±10 V, ±5 V, and ±2.5 V. The GD30AD33G1 is powered by a single 5 V power supply.

The GD30AD33G1 has built-in input clamp protection, input signal scaling amplifier, first-order anti-aliasing filter, on-chip reference voltage source, reference voltage buffer, dual high-speed ADC, digital filter, flexible sequencer, and high-speed parallel and serial interfaces.

By controlling the HW\_RNGSELx pins, the GD30AD33G1 can work in hardware or software mode. In hardware mode, the GD30AD33G1 is configured by pin control. In software mode, the GD30AD33G1 is configured by control registers (accessed through serial or parallel interfaces).

#### 6.2 Analog Input

#### 6.2.1 Analog Input Channel Selection

GD30AD33G1 has built-in dual synchronous sampling 16-bit ADC. Each ADC has 8 analog input channels, for a total of 16 analog inputs. In addition, GD30AD33G1 has an on-chip diagnostic channel for monitoring the VCC power supply, as well as an on-chip adjustable low-dropout regulator. Channels can be selected for conversion by controlling the CHSELx pin in hardware mode or by controlling the channel register in software mode. To sample the diagnostic channel, software mode must be used. GD30AD33G1 can dynamically select channels or pre-set the channels to be converted using the on-chip sequencer. In hardware mode, only the corresponding A and B channels can be sampled synchronously, that is, channel V0A is always sampled together with channel V0B. In software mode, any A channel can be selected for synchronous sampling with any B channel.

#### 6.2.2 Analog Input Range

The GD30AD33G1 can handle true bipolar and single-ended input voltages. The logic level of the range selection pins HW\_RNGSEL0 and HW\_RNGSEL1 determines the analog input range of all analog input channels. If both range selection pins are connected to logic low, the analog input range in software mode is determined by the input range register (see the " *Register Summary*" section for details). In software mode, a separate analog input range can be configured for each channel.

 Analog Input Range
 HW\_RNGSEL1
 HW\_RNGSEL0

 Configured by input range register
 0
 0

 ±2.5 V
 0
 1

 ±5 V
 1
 0

 10 V
 1
 1

**Table 1. Analog Input Range Selection** 



In hardware mode, a change in the logic state of these pins affects the analog input range immediately, however, there is a typical settling time requirement of approximately 120 µs in addition to the normal acquisition time requirement. It is recommended that the range select pins be hardwired based on the input range required by the system signal.

#### 6.2.3 Analog Input Impedance

The analog input impedance of GD30AD33G1 is 1 M $\Omega$ , which is a fixed input impedance that does not change with the sampling frequency of GD30AD33G1. The high analog input impedance can eliminate the driver amplifier at the front end of GD30AD33G1, allowing it to be directly connected to the signal source or sensor.

#### 6.2.4 Analog Input Clamp Protection

The figure below shows the analog input circuit of the GD30AD33G1. Each analog input of the GD30AD33G1 contains a clamp protection circuit. Although it is powered by a single 5 V supply, this analog input clamp protection allows input overvoltages from −25 V to +25 V.




Figure 24. Analog Input Circuit

The following figure shows the input clamp current vs. source voltage characteristics of the clamp circuit. For source voltages from -20 V to +20 V, there is no current in the clamp circuit. When the input voltage is above +25 V or below -25 V, the GD30AD33G1 clamp circuit turns on.




Figure 25. Input Protection Clamp Curve, Input Clamp Current vs. Source Voltage

A series resistor should be placed on the analog input channel to limit the current to less than  $\pm 10$  mA when the input voltage is above  $\pm 20$  V or below  $\pm 20$  V. If there is a series resistor on the analog input channel VxA or VxB,



a corresponding resistor is also required on the analog input ground channel VxAGND or VxBGND (see the figure below). If there is no corresponding resistor on the VxAGND or VxBGND channel, the channel will have an offset error. An input overvoltage clamp protection circuit should be used to protect the GD30AD33G1 from transient overvoltage events. It is recommended not to place the GD30AD33G1 in a condition where the clamp protection circuit is active for a long time (normal or power-down condition).




Figure 26. Input Resistance Matching of Analog Inputs

#### 6.2.5 Analog Input Anti-Aliasing Filter

The GD30AD33G1 also provides an analog anti-aliasing filter (first-order Butterworth filter). The following figures show the frequency and phase responses of the analog anti-aliasing filter, respectively. The typical corner frequency is 39 kHz for the ±10 V range and 33 kHz for the ±5 V range.




Figure 27. Simulated Anti-Aliasing Filter Drequency Response







Figure 28. Simulated Anti-Aliasing Filter Phase Response

#### 6.3 **ADC Transfer Function**

The output encoding of the GD30AD33G1 is two's complement. The designed code transition is performed in the middle of consecutive LSB integer values (i.e., 1/2 LSB and 3/2 LSB). For the GD30AD33G1, the LSB size is the full-scale range divided by 65,536. The ideal transfer characteristic of the GD30AD33G1 is shown in the figure below. The LSB size depends on the selected analog input range.



|             | +FS   | MIDSCALE | -FS   | LSB   |
|-------------|-------|----------|-------|-------|
| ±10V RANGE  | +10V  | 0V       | -10V  | 305µV |
| ±5V RANGE   | +5V   | 0V       | -5V   | 152µV |
| ±2.5V RANGE | +2.5V | 0V       | -2.5V | 76µV  |

<sup>\*</sup>WHERE N IS THE NUMBER OF BITS OF THE CONVERTER

Figure 29. Transfer Characteristics



#### Internal/External Reference Voltage Source

The GD30AD33G1 can operate with either an internal or external reference voltage source, and it has an internal 2.5 V bandgap reference voltage source. The REFINOUT pin can use this 2.5 V reference voltage to generate the 4.096 V internal reference voltage, or it can allow a 2.5 V external reference voltage to be applied to the GD30AD33G1. The applied 2.5 V external reference voltage is also amplified to 4.096 V by the internal buffer. This 4.096 V buffered reference voltage is the reference voltage used by the SAR ADC.

The REFSEL pin is a logic input pin that allows the user to select an internal reference voltage or an external reference voltage. If this pin is set to a logic high, the internal reference voltage mode is selected and enabled. If this pin is set to a logic low, the internal reference voltage is disabled and an external reference voltage must be applied to the REFINOUT pin.

The internal reference buffer is always enabled. After a full reset, the GD30AD33G1 operates in the reference mode selected by the REFSEL pin. Whether using an internal or external reference, the REFINOUT pin needs to be decoupled. A 100 nF X8R ceramic capacitor needs to be connected from the REFINOUT pin to REFINOUTGND.

The GD30AD33G1 has a built-in reference voltage buffer that is configured to amplify the reference voltage to approximately 4.096 V. A 10 μF X5R ceramic capacitor needs to be connected between REFCAP and REFGND. The reference voltage provided by the REFINOUT pin is 2.5 V. When the GD30AD33G1 is configured in external reference voltage mode, the REFINOUT pin is a high input impedance pin.

If the internal reference voltage needs to be used elsewhere in the system, it must first be buffered externally.

#### 6.5 **Shutdown Mode**

When the RESET pin remains low for more than 1.2 µs, the GD30AD33G1 enters shutdown mode. When the RESET pin changes from low to high, the device exits shutdown mode and enters normal mode.

When the GD30AD33G1 is in shutdown mode, the typical power consumption is 78 µA, and the time from poweron to writing to the device is about 240 µs. The time from power-on to conversion execution is 15 ms. In shutdown mode, all circuits are shut down and all registers are cleared and reset to their default values.

#### **Digital Filter**

The GD30AD33G1 has an optional digital first-order sinc filter built in, which must be used in applications that use lower throughput rates or require higher signal-to-noise ratios or wider dynamic range.

The OSR of the digital filter is controlled by the oversampling pins OS2 to OS0 (OSx) in hardware mode and by the OS bit in the configuration register in software mode. In software mode, oversampling is enabled for all channels after the OS bit in the configuration register is set. In hardware mode, the OSx signal at full reset release determines the OSR to be used.

If the OSx pin/OS bit selects 8x oversampling, the next CONVST rising edge acquires the first sample of the selected channel, and the remaining 7 samples of the channel are acquired by the internally generated sampling signal. These samples are then averaged to improve SNR performance. As the oversampling ratio increases, the -3dB bandwidth decreases and the allowed sampling frequency also decreases. The conversion time increases with the oversampling ratio, and the BUSY signal is proportional to the oversampling ratio. The acquisition and



conversion times increase linearly with the oversampling ratio.

If oversampling is enabled in sequencer or burst mode, an additional sample is acquired for a given channel before the sequencer moves to the next channel.



## 7 Application Information

## 7.1 Functional Block Diagram




Figure 30. GD30AD33G1 Functional Block Diagram

#### 7.2 Functional Overview

GD30AD33G1 has two main working modes: hardware mode and software mode. In addition, the communication interface of hardware or software mode can be serial or parallel. For different working modes and interface selections, some functions may not be available. In software serial mode and software parallel mode, all functions are available; in hardware serial mode and hardware parallel mode, some functions are restricted. Table 2 lists the functions that can be used in different working modes.

#### 7.3 Power Supply

GD30AD33G1 has two independent power supplies  $V_{CC}$  and  $V_{DRIVE}$ , which are used to power analog circuits and digital interfaces respectively. Both  $V_{CC}$  and  $V_{DRIVE}$  should be decoupled through parallel 10  $\mu$ F and 100 nF capacitors.

Additionally, these supplies are regulated by two internal LDO regulators. The analog LDO (ALDO) typically provides 1.9 V. ALDO should be decoupled with a 10  $\mu$ F capacitor between the REGCAP and REGCAPGND pins. The digital LDO(DLDO) typically provides 1.85 V. DLDO should be decoupled with a 10  $\mu$ F capacitor between the REGCAPD and REGCAPDGND pins.

#### 7.4 Typical Connection

Figure 31 shows the typical connections required for proper operation of the GD30AD33G1. Decouple the  $V_{CC}$  and  $V_{DRIVE}$  supplies as shown in the figure below. Smaller 0.1  $\mu$ F capacitors should be placed as close to the supply pins as possible with larger 10  $\mu$ F bulk capacitors in parallel. Decouple the reference and LDO regulators as shown in the figure below and as described by the pin functions.



The analog input pins require matching resistors, R, at the VxA and VxAGND (similarly, VxB and VxBGND) inputs to avoid impedance mismatch causing gain errors on the analog input channels.

**Table 2. Functional Matrix** 

|                          | Working Mode <sup>1</sup> |                      |                    |                      |  |  |  |
|--------------------------|---------------------------|----------------------|--------------------|----------------------|--|--|--|
| Function                 | Software mode,            | HW_RNGSELx=00        | Hardware mode, H   | W_RNGSELx ≠ 00       |  |  |  |
|                          | Serial, SER/ PAR=1        | Parallel, SER/ PAR=0 | Serial, SER/ PAR=1 | Parallel, SER/ PAR=0 |  |  |  |
| Internal/external        | Yes                       | Yes                  | Yes                | Yes                  |  |  |  |
| reference voltage source | 100                       | 100                  | 103                | 103                  |  |  |  |
| Selectable analog input  |                           |                      |                    |                      |  |  |  |
| ranges                   |                           |                      |                    |                      |  |  |  |
| Independent channel      | Yes                       | Yes                  | No                 | No                   |  |  |  |
| configuration            | 165                       | 165                  | NO                 | INO                  |  |  |  |
| Unified channel          | No                        | No                   | Yes                | Yes                  |  |  |  |
| configuration            | 140                       | 140                  | 103                | 103                  |  |  |  |
| Sequential Sequencer     | Yes                       | Yes                  | Yes                | Yes                  |  |  |  |
| Fully configurable       | Yes                       | Yes                  | No                 | No                   |  |  |  |
| sequencer                | 165                       | 165                  | NO                 | 140                  |  |  |  |
| Burst Mode               | Yes                       | Yes                  | Yes                | Yes                  |  |  |  |
| On-chip oversampling     | Yes                       | Yes                  | Yes                | No                   |  |  |  |
| Diagnostic channel       | Yes                       | Yes                  | No                 | No                   |  |  |  |
| switching                | ies                       | res                  | INO                | INO                  |  |  |  |
| Hardware Reset           | Yes                       | Yes                  | Yes                | Yes                  |  |  |  |
| Serial 1-wire mode       | Yes                       | No                   | Yes                | No                   |  |  |  |
| Serial 2-wire mode       | Yes                       | No                   | Yes                | No                   |  |  |  |
| Register Access          | Yes                       | Yes                  | No                 | No                   |  |  |  |

<sup>1. &</sup>quot;Yes" means available, "No" means unavailable.




Figure 31. Typical External Connections



## 8 Device Configuration

## 8.1 Working Mode

The operating mode (hardware mode or software mode) is configured when the GD30AD33G1 exits full reset. The logic level of the HW\_RNGSELx pin when the pin RESET changes from low to high determines the operating mode. The HW\_RNGSELx pin has dual functions. If HW\_RNGSELx = 0b00, the GD30AD33G1 enters software mode. Any other combination of HW\_RNGSELx configures the GD30AD33G1 to hardware mode, and the analog input range configuration is shown in Table 1. After configuring software mode, the logic level of the HW\_RNGSELx signal is ignored. After configuring an operating mode, to exit that operating mode and set another operating mode, a full reset is required through the RESET pins. If hardware mode is selected, all subsequent device configuration is performed through pin control. Access to on-chip registers is prohibited in hardware mode. In software mode, interface and reference voltage configuration must be performed through pin control, but all subsequent device configuration can only be performed through registers.

#### 8.2 Internal/External Reference Voltage Source

When the GD30AD33G1 exits full reset, the internal reference is either enabled or disabled. The logic level of the REFSEL signal configures the reference when the pin RESET changes from low to high. Once the reference is configured, changes in the logic level of the REFSEL signal are ignored. If the REFSEL signal is set to 1, the internal reference is enabled. If REFSEL is set to logic 0, the internal reference is disabled and an external reference must be applied to the REFINOUT pin for the GD30AD33G1 to operate properly. A full reset through the pin RESET is required to exit the current operating mode and set another operating mode.

A 100 nF capacitor should be connected between the REFINOUT and REFINOUTGND pins. If an external reference voltage source is used, a 10 k $\Omega$  bandwidth limiting resistor should be connected in series between the reference voltage source and the REFINOUT pin of the GD30AD33G1.

#### 8.3 Digital Interface

The digital interface selection (parallel or serial) is configured when the GD30AD33G1 exits full reset. When the  $\overline{\text{RESET}}$  pin changes from low to high, the logic level of the  $\overline{\text{SER}/\overline{\text{PAR}}}$  signal configures the interface. If the  $\overline{\text{SER}/\overline{\text{PAR}}}$  signal is set to 0, the parallel interface is enabled. If the  $\overline{\text{SER}/\overline{\text{PAR}}}$  signal is set to 1, the serial interface is selected. In addition, if the serial interface is selected, when the  $\overline{\text{RESET}}$  pin is released, the  $\overline{\text{SER}1W}$  signal is monitored to determine whether serial 1-wire or 2-wire mode is selected. After the interface is configured, the  $\overline{\text{SER}1W}$  signal or the logic level change of the  $\overline{\text{SER}1W}$  signal (when the serial interface is enabled) is ignored. To exit the current operating mode and set another operating mode, a full reset is required through the  $\overline{\text{RESET}}$  pin.

#### 8.4 Hardware Mode

If hardware mode is selected, the available functions are limited and all functions are configured through pin control. To configure the functions of the GD30AD33G1, the logic levels of the following signals are checked after a full reset: BURST, SEQEN, and OSx. Table 3 summarizes the signals latched by the device when the full reset is released, depending on the selected operating mode. After completing the device configuration, to exit the current configuration and set another configuration, a full reset is required through the RESET pins. Depending



on the selected interface type, the available functions may be limited. For a complete list of available functions in hardware parallel or serial mode, see Table 2.

The CHSELx pin state is polled at reset to determine which initial analog input channel pair to acquire for conversion or to configure the initial settings of the sequencer. The channel pair to be converted or the hardware sequencer can be reconfigured during normal operation by setting and holding the CHSELx signal level before the rising edge of CONVST and until the falling edge of BUSY.

The HW\_RNGSELx signals control the analog input range for all 16 analog input channels. Changes in the logic state of these pins immediately affect the analog input range; however, there is a typical settling time requirement of approximately 120 µs in addition to the normal acquisition time requirement. It is recommended that the range select pins be hardwired based on the input range required by the system signal.

Access to on-chip registers is prohibited in hardware mode.

Latched when fully reset Read at reset **Busy time reading Edge Drive Software** Signal Hardware Hardware **Software Hardware Software Hardware Software** Mode Mode Mode Mode Mode Mode Mode Mode REFSEL Yes Yes Yes **SEQEN** No HW RNGSELx Yes Yes Yes No (Range selection) HW RNGSEKx (Hardware or Yes Yes Software Mode) Yes SER/PAR Yes OSx Yes No **BURST** Yes Nο **CHSEL** Yes No Yes No Yes Yes SER1W

**Table 3. Latch Hardware Summary** 

#### 8.5 Software Mode

If software mode is selected and the reference voltage source and interface type are configured, all other configurations of the GD30AD33G1 must be set through the on-chip registers. When software mode is selected, all functions of the GD30AD33G1 are available. Table 3 summarizes the signals latched by the device when full reset is released, depending on the selected operating mode.

#### 8.6 Reset Function

The GD30AD33G1 has two reset modes: full or partial. The reset mode selection depends on the length of the reset low pulse. A partial reset requires the RESET pin to be held low for 40 ns to 500 ns. After 50 ns of the RESET pin release, the device is fully available and conversions can be started. A full reset requires the RESET pin to be held low for at least 1.2 µs. After 15 ms of release RESET pin, the device has reconfigured and conversions can be started.

<sup>1.</sup> Blank cell in Table 3 mean not applicable.



A partial reset reinitializes the following modules:

- Sequencer
- Digital Filter
- SPI
- Two SAR ADCs

When a partial reset is completed, the current conversion result is discarded. A partial reset does not affect register values set in software mode or latches that store user configurations in hardware and software mode. After a partial reset, a dummy conversion needs to be performed in software mode.

A full reset will reset the device to the default power-on state. When the GD30AD33G1 exits a full reset, the following configurations will be configured:

- Hardware mode or software mode
- Internal/external reference voltage source
- Interface Type

At power-up, the  $\overline{\text{RESET}}$  signals can be released once both the  $V_{CC}$  and  $V_{DRIVE}$  supplies are stable. When the  $\overline{\text{RESET}}$  pins are released after a full reset , the logic levels of the HW\_RNGSELx, REFSEL,  $\overline{\text{SER}/\text{PAR}}$  and  $\overline{\text{DB4}/\overline{\text{SER}1W}}$  pins determine the device configuration.

If hardware mode is selected, the functionality determined by the BURSTEN, SEQEN, and OSx signals is also latched when the RESET pin transitions from low to high in full reset mode. Once the functionality is configured, changes to these signals are ignored. In hardware mode, the analog input range (HW\_RNGSELx signals) can be configured during full or partial reset or during normal operation, but the hardware/software mode selection requires a full reset to reconfigure and this setting is latched.

In hardware mode, the CHSELx and HW\_RNGSELx pins are polled when exiting both full and partial resets to perform the following actions:

- Determines which initial analog input channel pair to acquire for conversion.
- Configure the initial settings of the sequencer.
- Selects the analog input voltage range.

The CHSELx and HW\_RNGSELx signals are not latched. The channel pair or hardware sequencer to be converted can be reconfigured during normal operation by setting the CHSELx signal level before the rising edge of CONVST and maintaining it until BUSY goes low again. See the *Channel Selection* section for details.

In software mode, all other functions are configured through on-chip registers.

#### 8.7 Pin Function Overview

GD30AD33G1 has several dual-function pins, whose functions depend on the operating mode selected by the HW\_RNGSELx pin. The following table lists the pin functions in different operating modes and interface modes.






Figure 32. GD30AD33G1 Configuration During Reset

**Table 4. Pin Function Overview** 

|                           |                                  | Workir                               | ng Mode  |  |  |
|---------------------------|----------------------------------|--------------------------------------|--|--|--|
| Pinout                    | Software mode, F                 | IW_RNGSELx = 00                      | Hardware mode,                                 | HW_RNGSELx ≠ 00                          |  |
|                           | Serial, $SER/\overline{PAR} = 1$ | Parallel, SER / $\overline{PAR} = 0$ | Serial, SER / $\overline{PAR} = 1$             | Parallel, SER / PAR = 0                  |  |
| CHSEL                     | No function, connect to          | No function, connect to              | CHSEL  | CHSEL                                    |  |
| CHOLL                     | DGND                             | DGND                                 | OHOLL  | OHOLL                                    |  |
| SCLK/RD                   | SCLK                             | RD                                   | SCLK   | RD                                       |  |
| WR/BURST                  | Connect to DGND                  | $\overline{WR}$                      | BURST  | BURST                                    |  |
| DB15/OS0 to               | Connect to DGND                  | DB15 to DB13                         | OSx  | DR15 to DR13                             |  |
| DB13/OS2                  | Connect to DGND                  | DB 13 10 DB 13                       | OSX  | DB15 to DB13                             |  |
| DB12/SDOA                 | SDOA                             | DB12                                 | SDOA   | DB12                                     |  |
| DB11/SDOB                 | SDOB, floating in serial         | DB11                                 | SDOB   | DB11                                     |  |
| DB11/3DOB                 | 1-wire mode                      | ווטט                                 | 3006   | DBTI                                     |  |
| DB10/SDI                  | SDI                              | DB10                                 | Connect to DGND                                | DB10                                     |  |
| DB9 to DB6, DB3<br>to DB0 | Connect to DGND                  | DB9 to DB6, DB3 to DB0               | Connect to DGND                                | DB9 to DB6, DB3 to DB0                   |  |
| DB5                       | Connect to DGND                  | DB5                                  |  | DB5                                      |  |
| DB4/SER1WI                | SER1W                            | DB4                                  | SER1W  | DB4                                      |  |
| HW RNGSELX                | HW RNGSELX, connect to DGND      | HW RNGSELX, connect to DGND          | HW RNGSELX,<br>configure analog input<br>range | HW RNGSELX, configure analog input range |  |
| SEOEN                     | No function, connect to          | No function, connect to              | SEQEN  | SEQEN                                    |  |



|  | Pinout | Working Mode          |                                      |                                   |                         |  |  |  |  |  |
|--|--------|-----------------------|--------------------------------------|-----------------------------------|-------------------------|--|--|--|--|--|
|  |        | Software mode, F      | IW_RNGSELx = 00                      | Hardware mode, HW_RNGSELx ≠ 00    |                         |  |  |  |  |  |
|  |        | Serial, SER / PAR = 1 | Parallel, SER / $\overline{PAR} = 0$ | Serial, SER $/\overline{PAR} = 1$ | Parallel, SER / PAR = 0 |  |  |  |  |  |
|  |        | DGND                  | DGND                                 |                                   |                         |  |  |  |  |  |
|  | REFSEL | REFSEL                | REFSEL                               | REFSEL                            | REFSEL                  |  |  |  |  |  |



# 9 Digital Interface

### 9.1 Channel Selection

#### 9.1.1 Hardware Mode

The logic level of the CHSELx signal determines the channel pair to be converted; see Table 5. The CHSELx signal when exiting a full or partial reset determines the initial channel pair to be sampled. After reset, the logic level of the CHSELx signal is checked during the BUSY high period to set the channel pair for the next conversion. The CHSELx signal level must be set before CONVST changes from low to high and remains unchanged until BUSY changes from high to low, indicating that the conversion is complete.

## 9.1.2 Software Mode

In software mode, the channels to be converted are selected by the channel registers. At power-on or after reset, the default channels selected for conversion are V0A and V0B.

|        |                      |        | •                                    |
|--------|----------------------|--------|--------------------------------------|
|        | Channel Select Input | Pin    | Analog Input Channel to be Converted |
| CHSEL2 | CHSEL1               | CHSEL0 | Analog Input Channel to be Converted |
| 0      | 0                    | 0      | V0A, V0B                             |
| 0      | 0                    | 1      | V1A, V1B                             |
| 0      | 1                    | 0      | V2A, V2B                             |
| 0      | 1                    | 1      | V3A, V3B                             |
| 1      | 0                    | 0      | V4A, V4B                             |
| 1      | 0                    | 1      | V5A, V5B                             |
| 1      | 1                    | 0      | V6A, V6B                             |
| 1      | 1                    | 1      | V7A, V7B                             |

Table 5. CHSELx Pin Decoding




Figure 33. Hardware Mode Channel Conversion Settings






Figure 34. Software Serial Mode Channel Conversion Settings




Figure 35. Software Parallel Mode Channel Conversion Settings

#### 9.2 Parallel Interface

The parallel interface can be used to read conversion results, configure and read back on-chip registers. To read data from the GD30AD33G1, you can use the parallel data bus and use standard  $\overline{CS}$ ,  $\overline{RD}$  and  $\overline{WR}$  signals. When reading data through the parallel bus, the  $\overline{SER}/\overline{PAR}$  pin needs to be connected to a low level.

#### 9.2.1 Read the Conversion Result

The CONVST signal starts the conversion process. When the CONVST signal transitions from low to high, a conversion is initiated for the selected input. The BUSY signal transitions high to indicate that a conversion is in progress. The BUSY signal transitions from high to low to indicate that the conversion is complete and the result can be read back through the parallel interface.

To read data from the GD30AD33G1, you can use the parallel data bus and use the standard  $\overline{CS}$  and  $\overline{RD}$  signal. By internally selecting the  $\overline{CS}$  and  $\overline{RD}$  input signals, the conversion results can be output to the data bus. When  $\overline{CS}$  and  $\overline{RD}$  are both in the logic low state, the data lines DB15 to DB0 are out of the high impedance state.

GD30AD33G1 devices share the same parallel data bus. The rising edge of the  $\overline{CS}$  input signal puts the bus into a tri-state, and the falling edge of the  $\overline{CS}$  input signal takes the bus out of the high-impedance state.  $\overline{CS}$  is the control signal that enables the data line; using this function, multiple required read operations are possible depending on the device configuration. For the A and B channels sampled simultaneously, at least two read



operations are required to read the conversion results. If other functions such as status and burst mode are enabled, the required readback times increase accordingly.

GD30AD33G1's  $\overline{RD}$  pin is used to read data from the output conversion result register. Applying a series of  $\overline{RD}$  pulses to the  $\overline{RD}$  pins clocks the conversion results of each channel to be output one by one to the parallel bus DB15 to DB0. The first  $\overline{RD}$  falling edge after BUSY goes low clocks out the conversion result of channel AX. The next  $\overline{RD}$  falling edge updates the bus with the conversion result of channel BX.

To exit register mode in GD30AD33G1, directly read the conversion result after the configuration register is finished.

#### 9.2.2 Write Register Data

In software mode, all read/write registers of the GD30AD33G1 can be written through the parallel interface. Through the parallel bus (DB15 to DB0), the GD30AD33G1 data is provided through the DB15 to DB0 inputs, with DB0 being the LSB of the data word. The format of the write command is shown in Figure 36. To select a write command, Bit D15 must be set to 1. Bits [D14:D9] are the register address. The following 9 bits (Bits [D8:D0]) contain the data to be written to the selected register. For a complete list of register addresses, see the " Register Summary" section. Data is accessed in a single 16-bit parallel access Register Register write command. The rising edge of the Register Register write is latched into the device.




Figure 36. Parallel Interface Register Write Operation

#### 9.2.3 Read Register Data

All registers in the device can be read through the parallel interface. To read a register, first write the address of the register to be read to the GD30AD33G1. The format of the register read command is shown in Figure 38. To select the read command, Bit D15 must be set to 0. Bits [D14:D9] are the register address. The following 9 bits (Bits [D8:D0]) are ignored. The read command is latched into the GD30AD33G1 on the rising edge of  $\overline{WR}$ . This latch will transfer the associated register data to the output register, and the register data can then be read through the DB15 to DB0 pins using a standard read command.

When reading a register, GD30AD33G1 bits [D14:D9] return 0x0.






Figure 38. Parallel Interface Register Read Operation

When reading and writing registers and reading back conversion results on the GD30AD33G1, the  $\overline{\text{CS}}$  signal can be kept low continuously.

#### 9.3 Serial Interface

To connect the GD30AD33G1 via SPI, the SER/PAR pin must be tied high. The  $\overline{CS}$  and SCLK signal transmits data from the GD30AD33G1. The GD30AD33G1 has two serial data output pins: SDOA and SDOB. Use the Serial 1-wire or Serial 2-wire mode to read back data from the GD30AD33G1.

In the serial 2-wire mode of the GD30AD33G1, the conversion results of channels V0A to V7A appear on SDOA, and the conversion results of channels V0B to V7B appear on SDOB. In the serial 1-wire mode, the conversion results of channels V0B to V7B appear interleaved with the conversion results of channels V0A to V7A. To achieve the maximum throughput rate, use the 2-wire mode.

When reading back data through SDOA and SDOB, the SER1W pin must be tied high. When reading back data through SDOA only, the SER1W pin must be tied low. Serial 1-wire or 2-wire mode is configured when the GD30AD33G1 exits full reset.

#### 9.3.1 Reading Conversion Results

The CONVST signal starts the conversion process. When the CONVST signal transitions from low to high, a conversion is initiated for the selected input. The BUSY signal transitions high to indicate that a conversion is in progress. The BUSY signal transitions from high to low to indicate that the conversion is complete and the conversion results can be read back through the serial interface.

The  $\overline{\text{CS}}$  falling edge takes the data output lines SDOA and SDOB out of tri-state and outputs the MSB of the conversion result. The rising edge of SCLK clocks all subsequent data bits into the serial data outputs, SDOA and SDOB. Figure 39 shows the use of two SDOx lines of the GD30AD33G1 to read two simultaneous conversion results. If the status register contents are appended to the conversion results, or if operating in sequencer burst



mode (multiple 16 SCLK transfers to access data in the GD30AD33G1), it should be held low to frame all data. Data can also be output one by one using only one SDOx line, in which case SDOA must be used to access all conversion data. When the GD30AD33G1 accesses the conversion results of two channels, VxA and VxB, via one SDOx line, a total of 32 SCLK cycles are required. The 32 SCLK cycle frames can be enabled with one  $\overline{\text{CS}}$  signal, or the 16 SCLK cycle frames of each group can be enabled independently with  $\overline{\text{CS}}$  signals. The disadvantage of using only one SDOx line is that the throughput rate is reduced.

In serial 1-wire mode, the unused SDOB line should be left unconnected. If SDOA is used as a single serial data output line, the channel results will be output in the following order: VxA and VxB. Figure 40 shows the 1-wire serial readback operation.

The data readback speed in serial interface mode depends on the SPI frequency, V<sub>DRIVE</sub> supply, and the load capacitance C<sub>LOAD</sub> on the SDO line. Table 6 lists the maximum speed achievable under different conditions.

| V <sub>DRIVE</sub> (V) | C <sub>LOAD</sub> (pF) | SPI frequency (MHz) |
|------------------------|------------------------|---------------------|
| 2.3 to 3               | 20                     | 40                  |
| 3 to 3.6               | 30                     | 50                  |

Table 6. SPI Frequency vs. Load Capacitance and VDRIVE




Figure 39. Serial Interface, 2-Wire Mode




Figure 40. Serial Interface, 1-Wire Mode

## 9.3.2 Writing Register Data

All the read/write registers can be written in the GD30AD33G1 through the serial interface. Register write commands are executed through a single 16-bit SPI access. The format of the write command is shown in Table 7. To select a write command, Bit D15 must be set to 1. Bits [D14:D9] are the register address. The following 9



bits (Bits [D8:D0]) contain the data to be written to the selected register. Figure 41 shows a typical serial write command.

## 9.3.3 Reading Register Data

All registers in the device can be read through the serial interface. The command to read a register is executed by issuing a register read command followed by an additional SPI command; this command can be a valid command or a no operation (NOP). The format of the read command is shown in



Table 8. Bit D15 must be set to 0 to select a read command. Bits [D14:D9] contain the register adress. The subsequent nine bits (Bits [D8:D0]) are ignored. See the *Register Summary* for a complete list of register addresses. Figure 42 shows a typical serial read command.

If the GD30AD33G1 is in register mode, SDO will read back the contents from the previously addressed register regardless of whether the previous frame was a read command or a write command. To exit register mode, write data 0x0 to address 0x00.

When reading a register, the bits [D14:D9] of GD30AD33G1 return 0x0.




Figure 41. Serial Interface Register Write Operation




Figure 42. Serial Interface Register Write Operation

When reading and writing registers and reading back conversion results on the GD30AD33G1, the  $\overline{\text{CS}}$  signal can be kept low continuously.

**Table 7. Write Command Message Configuration** 

| D15 | D14              | D13 | D12   | D11     | D10 | D9 | D8        | D7 | D6 | D5   | D4      | D3     | D2 | D1 | D0 |  |  |
|-----|------------------|-----|-------|---------|-----|----|-----------|----|----|------|---------|--------|----|----|----|--|--|
| W/R |                  |     | REGAD | DR[5:0] |     |    | Data[8:0] |    |    |      |         |        |    |    |    |  |  |
| 1   | Register Address |     |       |         |     |    |           |    |    | Data | to be w | ritten |    |    |    |  |  |



## **Table 8. Read Command Message Configuration**

| D15 | D14              | D13 | D12   | D11               | D10 | D9 | D8 | D7 | D6 | D5       | D4        | D3 | D2 | D1 | D0 |  |
|-----|------------------|-----|-------|-------------------|-----|----|----|----|----|----------|-----------|----|----|----|----|--|
| W/R |                  |     | REGAD | DR[5:0] Data[8:0] |     |    |    |    |    |          | Data[8:0] |    |    |    |    |  |
| 0   | Register Address |     |       |                   |     |    |    |    | ι  | Jnrelate | d         |    |    |    |    |  |



## 10 Sequencer

GD30AD33G1 has a highly configurable on-chip sequencer. The functionality and configuration of the sequencer depends on the operating mode of GD30AD33G1.

In hardware mode, the sequencer can only work in order, always starting with channels V0A and V0B, and then converting the subsequent channels in sequence until the last channel configured.

In software mode, the sequencer has additional features and configurations. The sequencer stack has 32 uniquely configurable sequence steps, allowing any channel order to be set. In addition, any channel VxA input can be paired with any channel VxB input or a diagnostic channel.

The sequencer can operate with or without the burst feature enabled. If the burst feature is enabled, only one CONVST pulse is required to convert all channels in a sequence. If the burst mode is disabled, a CONVST pulse is required for each conversion step in a sequence. For more information on burst mode operation, see the *Burst Sequencer*.

## 10.1 Hardware Mode Sequencer

In hardware mode, the sequencer is configured by the SEQEN pin and the CHSELx pins. When the GD30AD33G1 exits full reset, the sequencer is either enabled or disabled. When the RESET pin is released, the logic level of the SEQEN pin determines whether the sequencer is enabled or disabled. After releasing the RESET pin, the function is fixed, and to exit the function and set another configuration, a full reset is required through the RESET pin.

Table 9. Hardware Mode Sequencer Configuration

| SEQEN | Interface Mode    |  |  |
|-------|-------------------|--|--|
| 0     | Disable Sequencer |  |  |
| 1     | Enable sequencer  |  |  |

When the sequencer is enabled, the logic level of the CHSELx pin determines which channels are selected for conversion in the sequence. The state of the CHSELx pin when the RESET pin is released determines the initial settings of the channels to be converted in the sequence. To later reconfigure the channels selected for conversion, set the CHSELx pin to the desired setting for the duration of the last BUSY pulse before the current conversion sequence is completed. See Figure 43.

Table 10. CHSELx Pin Decode Sequencer

| C      | hannel select input p | in     | Analog input channels to be converted |  |  |
|--------|-----------------------|--------|---------------------------------------|--|--|
| CHSEL0 | CHSEL1                | CHSEL2 | sequentially                          |  |  |
| 0      | 0                     | 0      | V0x only                              |  |  |
| 0      | 0                     | 1      | V0x to V1x                            |  |  |
| 0      | 1                     | 0      | V0x to V2x                            |  |  |
| 0      | 1                     | 1      | V0x to V3x                            |  |  |
| 1      | 0                     | 0      | V0x to V4x                            |  |  |
| 1      | 0                     | 1      | V0x to V5x                            |  |  |
| 1      | 1                     | 0      | V0x to V6x                            |  |  |
| 1      | 1                     | 1      | V0x to V7x                            |  |  |



## 10.2 Software Pattern Sequencer

In software mode, the GD30AD33G1 contains a 32-layer fully configurable sequencer stack. The sequencer can be controlled by writing configuration registers and sequencer stack registers through the parallel or serial interface.

Each stack step can be configured independently, any input of channel VxA can be paired with any input of channel VxB, or any diagnostic channel can be selected for conversion. The sequencer depth can be set from 1 to 32 levels. The sequencer depth is controlled by the SSRENx bits. Set the SSRENx bits in the sequencer stack register according to the desired final step. For the desired depth, select the channel to be converted by writing the ASELx and BSELx bits in each sequencer stack register.

Setting the SEQEN bit in the configuration register to 1 activates the sequencer.




Figure 43. Hardware Mode Sequencer Configuration

To configure and enable the sequencer, the following steps are recommended:

- 1. Configure the analog input range for the desired analog input channels.
- 2. Set the sequencer stack registers to select the channels in the sequence.
- 3. Set the SSRENx bit in the desired last sequence step.
- 4. Set the SEQEN bit in the configuration register.
- 5. Write data 0x0 to address 0x00 to exit register mode.
- 6. Provide a dummy CONVST pulse.
- 7. Repeatedly send the CONVST pulse and read the conversion results, stepping through each element in the sequencer stack.

If another CONVST pulse comes, the sequence will automatically restart from the first element in the sequencer stack. After a partial reset, the sequencer pointer is repositioned at the first level of the stack, but the register settings remain unchanged.

## 10.3 Burst Sequencer

In burst mode, it is not necessary to generate a CONVST pulse for each step in the conversion sequence. One CONVST pulse can convert each step in the sequence.



The burst sequencer is an additional feature that works in conjunction with the sequencer. If the burst feature is enabled, a single CONVST pulse starts the conversion of all channels configured in the sequencer. When using the burst feature, it is not necessary to generate a CONVST pulse for each step in the conversion sequence, as is the case if the burst feature is disabled.

The configuration of the burst feature depends on the operating mode: hardware mode or software mode. For specific information on configuring the burst feature in each mode, refer to the *Hardware Mode* section and the *Software Pattern Sequencer* section.

Once configured, the burst sequence is initiated on the rising edge of CONVST. The BUSY pin goes high to indicate that a conversion is in progress. The BUSY pin will remain high until all conversions in the sequence have completed. After the BUSY pin goes low, the conversion results can be read back.

The number of data reads required to read all the data in a burst sequence depends on the configured sequence length.

The conversion results appear on the data bus (parallel or serial) in the order in which the channels are set.

In burst mode, the throughput rate of the GD30AD33G1 is limited, and the specific value depends on the sequence length. Each channel pair requires acquisition, conversion, and readback time. The time required to complete a sequence containing N pairs of channels can be estimated by the following formula:

$$t_{\text{BURST}} = (t_{\text{CONV}} + 25\text{ns}) + (N-1)(t_{\text{ACQ}} - t_{\text{CONV}}) + N(t_{\text{RB}})$$
(1)

Where:

t<sub>CONV</sub> is the typical conversion time.

t<sub>ACQ</sub> is the typical acquisition time.

t<sub>RB</sub> is the time required to read back the conversion result in Serial 1-Wire, Serial 2-Wire, or Parallel mode.

#### 10.3.1 Hardware Mode Burst

Burst mode is enabled in hardware mode by setting the BURST pin to 1. Also set the SEQEN pin to 1 to enable the sequencer.

In hardware mode, the burst sequencer is configured by the BURST, SEQEN, and CHSELx pins. When the GD30AD33G1 exits full reset, the burst sequencer is either enabled or disabled. When the RESET pin is released, the logic levels of the SEQEN pin and the BURST pin determine whether the burst sequencer is enabled or disabled. After releasing the RESET pin, the function is fixed, and to exit the function and set another configuration, a full reset is required through the RESET pin.

When the burst sequencer is enabled, the logic level of the CHSELx pin determines which channels are selected for conversion in the burst sequence. The state of the CHSELx pin when the RESET pin is released determines the initial setting of channels to be converted in the sequence. To reconfigure the channels selected for conversion after a reset, set the CHSELx pin to the desired setting for the next BUSY pulse (see Figure 45).



#### 10.3.2 Software Mode Burst

In software mode, the burst feature is enabled by setting the BURST bit in the configuration register to 1. This must be done by setting the SEQEN bit in the configuration register to 1, as described in the steps to configure the sequencer in the *Software Pattern Sequencer* section (see Figure 46).




Figure 44. Software Mode Sequencer Configuration




Figure 45. BURST Sequencer Hardware Mode



Figure 46. BURST Sequencer Software Mode

In burst sequencer mode, the GD30AD33G1 can either pull the xx signal low once to read data from all channels of the sequencer, or toggle the  $\overline{CS}$  signal multiple times to read data from each channel of the sequencer independently, or keep the  $\overline{CS}$  signal pulled low continuously to read data from all channels of the sequencer.



# 11 Diagnosis

## 11.1 Diagnostic Channel

In addition to the 16 analog inputs VxA and VxB, the GD30AD33G1 can also convert the following diagnostic channels: VCC and analog ALDO voltage. The diagnostic channel can be selected for conversion by setting the channel register (see the " *Channel Register*" section) to the corresponding channel identifier. Diagnostic channels can also be added to the sequencer stack in software mode, but to provide accurate readings, the throughput rate must be less than 250 kSPS. Figure 47 shows the relationship between the deviation from the expected value and the sampling frequency when the diagnostic channel is used.

The expected output of each channel is determined by the following transfer function: Where V<sub>REF</sub> is the voltage on the REFCAP pin, which has a typical value of 4.096V.

$$V_{CC}Code = \frac{\left[ \left( 4 \times V_{CC} \right) - V_{REF} \right] \times 32768}{5 \times V_{REF}}$$
 (2)

$$LDOCode = \frac{\left[ (10 \times V_{ALDO}) - (7 \times V_{REF}) \right] \times 32768}{10 \times V_{REF}}$$
(3)




Figure 47. Deviation from Expected Value vs. Sampling Frequency






Figure 48. Vcc Diagnostic Transfer Function




Figure 49. ALDO Diagnostic Transfer Function

#### 11.2 Interface Self-Test

The integrity of the digital interface can be tested by selecting the communication self-test channel in the channel register (see the " *Channel Register*" section).

The configuration register selects the communication self-test channel and performs a conversion (a dummy conversion is required for the first time in non-sequencer mode), which forces the conversion result register to a known fixed output. When reading the conversion code, the code 0xAAAA is output as the conversion code of ADC A, and the code 0x5555 is output as the conversion code of ADC B.



#### 11.3 CRC

GD30AD33G1 features a Cyclic Redundancy Check (CRC) mode, which can detect errors in the data, thereby enhancing the robustness of the interface. The CRC feature can be used in both software (serial and parallel) modes and hardware (only serial) modes. The CRC feature cannot be used in hardware parallel mode. The CRC result is included in the status register. Enabling the CRC feature also enables the status register, and vice versa.

In hardware mode, the CRCEN pin controls the CRC feature. When GD30AD33G1 exits full reset, the CRC feature is either enabled or disabled. The logic level of the CRCEN pin when the RESET pin is released determines whether the CRC feature is enabled or disabled. When the CRCEN pin is set to 1, the CRC feature is enabled. Once the RESET pin is released, this function is fixed, and to exit this feature and set another configuration, a full reset through the RESET pin is required. More information can be found in the "Reset Function" section. After enabling, the CRC result is appended to the conversion result. The CRC status register is a 16-bit word, with the first 8 bits being the channel ID of the last conversion channel pair and the last 8 bits being the CRC result. This result is accessed through an additional read command, as shown in Figure 50.

In software mode, setting the CRCEN bit or the STATUSEN bit to 1 in the configuration register enables the CRC function (see "Configuration Register" section).

After enabling the CRC function, the conversion results of channel VxA and channel VxB are calculated for CRC. Depending on the device configuration, after the conversion result is transmitted, the CRC is calculated and transmitted through the serial or parallel interface. The Hamming distance is related to the number of bits in the conversion result. When the number of bits in the conversion result is ≤119, the Hamming distance is 4. When the number of bits is >119, the Hamming distance is 1, meaning that 1-bit errors will always be detected.

The following pseudocode illustrates how CRC is implemented in GD30AD33G1:

```
crc = 8'b0:
i = 0;
x = number of conversion channel pairs;
for (i=0, i< x, i++) begin
crc1 = crc_out(An,Crc);
crc = crc out(Bn,Crc1);
i = i + 1;
end
where crc out(data, crc):
crc_out[0] = data[14] ^ data[12] ^ data[8] ^data[7] ^ data[6] ^ data[0] ^ crc[0] ^crc[4] ^ crc[6];
crc_out[1] = data[15] ^ data[14] ^ data[13]^ data[12] ^ data[9] ^ data[6] ^ data[1] ^data[0] ^ crc[1] ^ crc[4] ^ crc[5]
^ crc[6]^ crc[7];
crc out[2] = data[15] ^ data[13] ^ data[12]^ data[10] ^ data[8] ^ data[6] ^ data[2] ^data[1] ^ data[0] ^ crc[0] ^ crc[2]
^ crc[4]^ crc[5]
^ crc[7];
crc_out[3] = data[14] ^ data[13] ^ data[11]^ data[9] ^ data[7] ^ data[3] ^ data[2] ^ data[1] ^ crc[3] ^ crc[5] ^
crc out[4] = data[15] ^ data[14] ^ data[12]^ data[10] ^ data[8] ^ data[4] ^ data[3] ^data[2] ^ crc[0] ^ crc[4]
^ crc[6]^ crc[7];
```

crc\_out[5] = data[15] ^ data[13] ^ data[11] ^ data[9] ^ data[5] ^ data[4] ^ data[3] ^ crc[1] ^ crc[3] ^ crc[5] ^ crc[7];



crc\_out[6] = data[14] ^ data[12] ^ data[10]^ data[6] ^ data[5] ^ data[4] ^ crc[2] ^crc[4] ^ crc[6]; crc\_out[7] = data[15] ^ data[13] ^ data[11]^ data[7] ^ data[6] ^ data[5] ^ crc[3] ^crc[5] ^ crc[7];

The initial CRC word used by GD30AD33G1 is an 8-bit word equal to 0. The XOR operation described in the code above is used to calculate the CRC word for each bit of the conversion result AN. Then, this CRC word (crc1) is used as the starting point for the calculation of the CRC word (crc) for the conversion result BN. For each pair of converted channels, the process described above is repeated in a loop.

Depending on the operating mode of GD30AD33G1, the status register value is appended to the conversion data and read out through the serial or parallel interface using an additional read command. Then, for the received conversion result, the user can repeat the XOR calculation described in the code above to check if the two CRC words are consistent. Figure 50 shows how the CRC word is appended to the data in each operating mode.




Figure 50. CRC Callback in All Modes



# 12 Register Summary

The GD30AD33G1 has six read/write registers for configuring the device in software mode, 32 sequencer stack registers for setting the flexible on-chip sequencer, and a read-only status register. Table 11 is a list of the read/write registers of the GD30AD33G1. The status register is a read-only register that contains information about the channel pair that was last converted.

| Register | Name                       | Bit    | Bit 7       | Bit 6      | Bit 5           | Bit 4      | Bit 3   | Bit 2 | Bit 1               | Bit 0   | Reset   | R/W   |
|----------|----------------------------|--------|-------------|------------|-----------------|------------|---------|-------|---------------------|---------|---------|-------|
|          |                            | [15:8] |             |            | Addre           | essing     |         |       |                     | reserve |         |       |
| 0x02     | Configuration<br>Registers | [7:0]  | SDEF        | BURS       | SEQEN           | SECEN      |         | os    |                     | reserve | 0x0000  | R/W   |
|          | . regional                 | [7.0]  | ODE.        | TEN        | o E q E i i     |            | 00      |       | TUS<br>EN           | 1000110 |         |       |
| 0x03     | Channel                    | [15:8] |             |            | Addre           | essing     |         |       |                     | reserve | 0x0000  | R/W   |
| 0x03     | Registers                  | [7:0]  |             | Cl         | <del>-</del> IB |            |         | (     | СНА                 |         | UXUUUU  | R/VV  |
| 0::04    | Input Range                | [15:8] |             | Addressing |                 |            |         |       |                     | reserve |         | DAV   |
| 0x04     | Register A1                | [7:0]  | V           | 3A         | V2A V1A         |            |         |       | V0A                 | 0x00FF  | R/W     |       |
| 005      | Input Range                | [15:8] | Addressing  |            |                 |            |         |       |                     | reserve | 0x00FF  | R/W   |
| 0x05     | Register A2                | [7:0]  | V           | 7A         | V6A             |            | V5A     |       |                     | V4A     | UXUUFF  | K/VV  |
| 0x06     | Input range                | [15:8] |             |            | Addre           | Addressing |         |       |                     | reserve | 0,0055  | R/W   |
| 0,000    | register B1                | [7:0]  | V           | 3B         | V2B V           |            | VI      | 31    | V0B                 |         | 0x00FF  | FV/VV |
| 0x07     | Input range                | [15:8] |             |            | Addre           | essing     |         |       |                     | reserve | 0x00FF  | R/W   |
| 0.07     | register B2                | [7:0]  | V           | 7B         | V6E             | }          | VI      | 35    |                     | V4B     | 0.00011 | INVV  |
| 0x20 to  | Sequencer                  | [15:8] |             |            | Addre           | essing     |         |       |                     | SSRENx  |         |       |
| 0x20 to  | Stack Registers            | [7:0]  | DOT!        |            |                 |            | ASEL    |       | 0x0000 <sup>2</sup> | R/W     |         |       |
| UASI     | [0:31]                     |        | [7:0] BSELx |            |                 |            |         | ASEL  |                     |         |         |       |
| N/A      | Status Register            | [15:8] |             | A[3        | 3:0]            |            |         | E     | 3[3:0]              |         | N/A     | R     |
| IN/A     | Ciaius Negisiei            | [7:0]  |             |            | F               | Reserved   | I [7:0] |       |                     |         |         | 1     |

Table 11. Register Summary<sup>1</sup>

#### 12.1 Addressing Register

The seven MSBs written to the device are used to determine the register to be addressed. The seven MSBs consist of the register address (REGADDR) bits [5:0] and the read/write bit. The register address bits determine which on-chip register is selected. The read/write bit determines whether the remaining nine bits of data on the DB10/SDI line are loaded into the addressed register. If the read/write bit is 1, these bits are loaded into the register addressed by the register select bits. If the read/write bit is 0, the command is considered a read operation request. The addressed register data can be read in the next read operation.

### **MSB**

| D15 | D14        | D13        | D12        | D11        | D10        | D9         | D8 to D0  |
|-----|------------|------------|------------|------------|------------|------------|-----------|
| W/R | REGADDR[5] | REGADDR[4] | REGADDR[3] | REGADDR[2] | REGADDR[1] | REGADDR[0] | DATA[8:0] |

<sup>1.</sup> N/A means not applicable.

<sup>2.</sup> After a full or partial reset is initiated, the sequencer stack registers are reinitialized, traversing from Channel V0A and Channel V0B to Channel V7A and Channel V7B and looping. The remaining 24 levels of the stack are reinitialized to 0x0.




**Table 12. Addressing Register Configuration Description** 

| Bits     | Pin Name     | Description  |
|----------|--------------|--|
| D15      | W/R          | If 1 is written to this bit, bits [D8:D0] of this register are written to the register |
|          |              | specified by REGADDR [5:0].  |
|          |              | If 0 is written, the next operation is to read the specified register.                 |
| D14      | REGADDR[5]   | If a 1 is written to this bit, the contents of REGADDR [4:0] specify the 32            |
|          |              | sequencer stack registers.   |
|          |              | If a 0 is written to this bit, the register defined by REGADDR[4:0] is selected.       |
| [D13:D9] | REGADDR[4:0] | When W/R = 1, the contents of REGADDR[4:0] determine the register to be                |
|          |              | selected as follows:   |
|          |              | 00001: Reserved.   |
|          |              | 00010: Select configuration register.  |
|          |              | 00011: Select channel register.  |
|          |              | 00100: Select input range register A1.   |
|          |              | 00101: Select input range register A2.   |
|          |              | 00110: Select input range register B1.   |
|          |              | 00111: Select input range register B2.   |
|          |              | 01000: Select status register.   |
|          |              | When W/R = 0, REGADDR[4:0] is 00000 and the conversion code is read.                   |
| [D8:D0]  | DATA[8:0]    | Write these bits to the register specified by bits REGADDR [5:0]. See the              |
|          |              | following sections for a detailed description of each register.                        |

## 12.2 Configuration Registers

The configuration registers are used in software mode to configure many of the key features of the ADC, including the sequencer, burst mode, oversampling, and retention options.

Address: 0x02; Reset: 0x0000; Name: Configuration Register





**Table 13. Configuration Register Bit Description** 

| Bit    | Bit Name   | Settings | Description   | Reset <sup>1</sup> | Access |
|--------|------------|----------|---|--------------------|--------|
|        |            |          | Bits [15:9] specify the address of the associated             |                    |        |
| [15:9] | Addressing | 0        | register. See the <i>Addressing Register</i> section for more | 0x0                | RW     |
|        |            |          | details.  |                    |        |
| 8      | Reserve    |          | Reserve.  | 0x0                | R/W    |
|        | SDEF       |          | Self-test error flag.   |                    |        |
|        |            | 0        | The test passed. GD30AD33G1 successfully                      |                    |        |
| 7      |            | U        | completed its self-configuration after powering on.           | N/A                | R      |
|        |            | 1        | Test failed. Problem detected during device                   |                    |        |
|        |            | ı        | configuration. Reset required.                                |                    |        |
|        | BURSTEN    |          | Burst mode enabled.   |                    |        |
|        |            | 0        | Burst mode is disabled. A CNVST pulse is required for         |                    |        |
|        |            | 0        | each channel pair to be converted.                            |                    |        |
| 6      |            |          | A single CNVST pulse converts each channel pair set           | 0.0                | RW     |
| 6      |            |          | in the 32-layer sequencer stack register, up to and           | 0x0                | RVV    |
|        |            | 1        | including the layer defined by the SSRENx bits. See           |                    |        |
|        |            |          | the Software Pattern Sequencer section and Software           |                    |        |
|        |            |          | Mode Burst section for more details.                          |                    |        |
|        | SEQEN      |          | Channel sequencer enable.                                     |                    |        |
| 5      |            | 0        | Disable the channel sequencer.                                | 0x0                | RW     |
|        |            | 1        | Enable the channel sequencer.                                 |                    |        |
|        | 00         |          | Oversampling (OS) ratio, number of samples per                |                    |        |
|        | OS         |          | channel.  |                    |        |
|        |            | 000      | Disable oversampling.   |                    |        |
|        |            | 001      | Oversampling enabled, OSR = 2.                                |                    |        |
| F4 01  |            | 010      | Oversampling enabled, OSR = 4.                                | 0.0                | DIA.   |
| [4:2]  |            | 011      | Oversampling enabled, OSR = 8.                                | 0x0                | RW     |
|        |            | 100      | Oversampling enabled, OSR = 16.                               |                    |        |
|        |            | 101      | Oversampling enabled, OSR = 32.                               |                    |        |
|        |            | 110      | Oversampling enabled, OSR = 64.                               |                    |        |
|        |            | 111      | Oversampling enabled, OSR = 128.                              |                    |        |
|        | STATUSEN   |          | Status register output enable.                                |                    |        |
|        |            | 0        | When reading the conversion results, the status               |                    |        |
|        | 1          |          | register is not read out.                                     |                    |        |
| 1      |            |          | After reading out all conversion words for all selected       | 0x0                | RW     |
|        |            |          | channels (including the self-test channels if enabled in      |                    |        |
|        |            | 1        | sequencer mode), read out the status register. The            |                    |        |
|        |            |          | CRC result is included in the last eight bits.                |                    |        |
|        | 000000     |          | CRC enable. The STATUSEN and CRCEN bits have                  | 0.0                | D      |
| 0      | CRCEN      |          | identical functionality.                                      | 0x0                | RW     |


<sup>1.</sup> N/A means not applicable.



## 12.3 Channel Register

Address: 0x03; Reset: 0x0000; Name: Channel Register

In software manual mode, the channel register selects the input channel or self-test channel for the next conversion.



**Table 14. Channel Register Bit Function Description** 

| Bit    | Bit Name   | Setting | Description   | Reset | Access |
|--------|------------|---------|---|-------|--------|
|        |            |         | Bits[15:9] specify the address of the associated        |       |        |
| [15:9] | Addressing |         | register. See the Addressing Registers section for more | 0x0   | R/W    |
|        |            |         | details.  |       |        |
| 8      | reserve    |         | reserve.  | 0x0   | R/W    |
|        | CHB        |         | Channel select bits for ADC B channel.                  |       |        |
|        |            | 0000    | V0A/V0B.  |       |        |
|        |            | 0001    | V1A/V1B.  |       |        |
|        |            | 0010    | V2A/V2B.  |       |        |
|        |            | 0011    | V3A/V3B.  |       |        |
|        |            | 0100    | V4A/V4B.  |       |        |
|        |            | 0101    | V5A/V5B.  |       |        |
|        |            | 0110    | V6A/V6B.  |       |        |
| [7:4]  |            | 0111    | V7A/V7B.  |       |        |
|        |            | 1000    | VCC   |       |        |
|        |            | 1001    | ALDO  |       |        |
|        |            | 1010    | reserve.  |       |        |
|        |            |         | Set the dedicated bit for the digital interface         |       |        |
|        |            |         | communication self-test function. When reading the      |       |        |
|        |            | 1011    | transition code, the code 0xAAAA is read out as the     |       |        |
|        |            |         | transition code of channel A, and the code 0x5555 is    |       |        |
|        |            |         | read out as the transition code of channel B.           |       |        |



| Bit   | Bit Name | Setting | Description   | Reset | Access |
|-------|----------|---------|---|-------|--------|
|       |          | 1100    | reserve.  |       |        |
| [3:0] | СНА      |         | Channel select bit for ADC A channel. Same settings as ADC B. | 0x0   | R/W    |

## 12.4 Input Range Register

Input Range Register A1 and Input Range Register A2 select one of three possible input ranges (±10V, ±5V, or ±2.5V) for analog input channels V0A to V7A. Input Range Register B1 and Input Range Register B2 select one of three possible input ranges (±10V, ±5V, or ±2.5V) for analog input channels V0B to V7B.

## 12.4.1 Input Range Register A1

Address: 0x04; Reset: 0x00FF; Name: Input range register A1.




Table 15. Bit Description of Input Range Register A1

| Bit    | Bit Name   | Setting | Description   | Reset | Access |
|--------|------------|---------|---|-------|--------|
|        |            |         | Bits[15:9] specify the address of the associated              |       |        |
| [15:9] | Addressing |         | register. See the <i>Addressing Register</i> section for more | 0x0   | R/W    |
|        |            |         | details.  |       |        |
| 8      | reserved   |         | reserved.   | 0x0   | R/W    |
|        | V3A        |         | V3A voltage range selection.                                  |       |        |
|        |            | 00      | V3A ± 10V.  |       |        |
| [7:6]  |            | 01      | V3A ± 2.5V.   | 0x3   | R/W    |
|        |            | 10      | V3A ±5V.  |       |        |
|        |            | 11      | V3A ± 10V.  |       |        |
|        | V2A        |         | V2A voltage range selection.                                  |       |        |
|        |            | 00      | V2A ± 10V.  |       |        |
| [5:4]  |            | 01      | V2A ± 2.5V.   | 0x3   | R/W    |
|        |            | 10      | V2A ±5V.  |       |        |
|        |            | 11      | V2A ± 10V.  |       |        |
|        | V1A        |         | V1A voltage range selection.                                  | 0x3   | R/W    |



| Bit   | Bit Name | Setting | Description                  | Reset | Access |
|-------|----------|---------|------------------------------|-------|--------|
|       |          | 00      | V1A ± 10V.                   |       |        |
| [3:2] |          | 01      | V1A ± 2.5V.                  |       |        |
|       |          | 10      | V1A ±5V.                     |       |        |
|       |          | 11      | V1A ± 10V.                   |       |        |
| [4.0] | V0A      |         | V0A voltage range selection. | 0.73  | DAA    |
| [1:0] |          | 00      | V0A ± 10V.                   | 0x3   | R/W    |
|       |          | 01      | V0A ± 2.5V.                  |       |        |
|       |          | 10      | V0A ±5V.                     |       |        |
|       |          | 11      | V0A ± 10V.                   |       |        |

## 12.4.2 Input Range Register A2

Address: 0x05; Reset: 0x00FF; Name: Input range register A2.




Table 16. Bit Description of Input Range Register A2

| Bit    | Bit Name   | Setting | Description   | Reset | Access |
|--------|------------|---------|---|-------|--------|
|        |            |         | Bits[15:9] specify the address of the associated              |       |        |
| [15:9] | Addressing |         | register. See the <i>Addressing Register</i> section for more | 0x0   | R/W    |
|        |            |         | details.  |       |        |
| 8      | reserved   |         | reserved.   | 0x0   | R/W    |
|        | V7A        |         | V7A voltage range selection.                                  |       |        |
|        |            | 00      | V7A ± 10V.  |       |        |
| [7:6]  |            | 01      | V7A ± 2.5V.   | 0x3   | R/W    |
|        |            | 10      | V7A ±5V.  |       |        |
|        |            | 11      | V7A ± 10V.  |       |        |
|        | V6A        |         | V6A voltage range selection.                                  |       |        |
| [5:4]  |            | 00      | V6A ± 10V.  | 0x3   | R/W    |
|        |            | 01      | V6A ± 2.5V.   |       |        |



| Bit   | Bit Name | Setting | Description                  | Reset | Access |
|-------|----------|---------|------------------------------|-------|--------|
|       |          | 10      | V6A ±5V.                     |       |        |
|       |          | 11      | V6A ± 10V.                   |       |        |
|       | V5A      |         | V5A voltage range selection. |       |        |
|       |          | 00      | V5A ± 10V.                   |       |        |
| [3:2] |          | 01      | V5A ± 2.5V.                  | 0x3   | R/W    |
|       |          | 10      | V5A ±5V.                     |       |        |
|       |          | 11      | V5A ± 10V.                   |       |        |
| [1:0] | V4A      |         | V4A voltage range selection. | 0x3   | R/W    |
|       |          | 00      | V4A ± 10V.                   |       |        |
|       |          | 01      | V4A ± 2.5V.                  |       |        |
|       |          | 10      | V4A ±5V.                     |       |        |
|       |          | 11      | V4A ± 10V.                   |       |        |

## 12.4.3 Input Range Register B1

Address: 0x06; Reset: 0x00FF; Name: Input range register B1.




Table 17. Bit Description of Input Range Register B1

| Bit    | Bit Name   | Setting | Description   | Reset | Access |
|--------|------------|---------|---|-------|--------|
|        |            |         | Bits[15:9] specify the address of the associated              |       |        |
| [15:9] | Addressing |         | register. See the <i>Addressing Register</i> section for more | 0x0   | R/W    |
|        |            |         | details.  |       |        |
| 8      | reserved   |         | reserved.   | 0x0   | R/W    |
|        | V3B        |         | V3B voltage range selection.                                  |       |        |
|        |            | 00      | V3B ± 10V.  |       |        |
| [7:6]  |            | 01      | V3B ± 2.5V.   | 0x3   | R/W    |
|        |            | 10      | V3B ±5V.  |       |        |
|        |            | 11      | V3B ± 10V.  |       |        |
| [5,4]  | V2B        |         | V2B voltage range selection.                                  | 0.43  | DAM    |
| [5:4]  |            | 00      | V2B ± 10V.  | 0x3   | R/W    |



| Bit   | Bit Name | Setting | Description                  | Reset | Access |
|-------|----------|---------|------------------------------|-------|--------|
|       |          | 01      | V2B ± 2.5V.                  |       |        |
|       |          | 10      | V2B ±5V.                     |       |        |
|       |          | 11      | V2B ± 10V.                   |       |        |
|       | V1B      |         | V1B voltage range selection. |       |        |
|       |          | 00      | V1B ± 10V.                   |       |        |
| [3:2] |          | 01      | V1B ± 2.5V.                  | 0x3   | R/W    |
|       |          | 10      | V1B ±5V.                     |       |        |
|       |          | 11      | V1B ± 10V.                   |       |        |
|       | V0B      |         | V0B voltage range selection. |       |        |
|       |          | 00      | V0B ± 10V.                   |       |        |
| [1:0] |          | 01      | V0B ± 2.5V.                  | 0x3   | R/W    |
|       |          | 10      | V0B ±5V.                     |       |        |
|       |          | 11      | V0B ± 10V.                   |       |        |

## 12.4.4 Input Range Register B2

Address: 0x07; Reset: 0x00FF; Name: Input range register B2.




Table 18. Bit Description of Input Range Register B2

| Bit    | Bit Name   | Setting | Description   | Reset | Access |
|--------|------------|---------|---|-------|--------|
|        |            |         | Bits[15:9] specify the address of the associated              |       |        |
| [15:9] | Addressing |         | register. See the <i>Addressing Register</i> section for more | 0x0   | R/W    |
|        |            |         | details.  |       |        |
| 8      | reserved   |         | reserved.   | 0x0   | R/W    |
|        | V7B        |         | V7B voltage range selection.                                  |       |        |
|        |            | 00      | V7B ± 10V.  |       |        |
| [7:6]  |            | 01      | V7B ± 2.5V.   | 0x3   | R/W    |
|        |            | 10      | V7B ±5V.  |       |        |
|        |            | 11      | V7B ± 10V.  |       |        |
| [5:4]  | V6B        |         | V6B voltage range selection.                                  | 0x3   | R/W    |



| Bit   | Bit Name | Setting | Description                  | Reset | Access |
|-------|----------|---------|------------------------------|-------|--------|
|       |          | 00      | V6B ± 10V.                   |       |        |
|       |          | 01      | V6B ± 2.5V.                  |       |        |
|       |          | 10      | V6B ±5V.                     |       |        |
|       |          | 11      | V6B ± 10V.                   |       |        |
|       | V5B      |         | V5B voltage range selection. |       |        |
|       |          | 00      | V5B ± 10V.                   |       |        |
| [3:2] |          | 01      | V5B ± 2.5V.                  | 0x3   | R/W    |
|       |          | 10      | V5B ±5V.                     |       |        |
|       |          | 11      | V5B ± 10V.                   |       |        |
|       | V4B      |         | V4B voltage range selection. |       |        |
|       |          | 00      | V4B ± 10V.                   |       |        |
| [1:0] |          | 01      | V4B ± 2.5V.                  | 0x3   | R/W    |
|       |          | 10      | V4B ±5V.                     |       |        |
|       |          | 11      | V4B ± 10V.                   |       |        |

## 12.5 Sequencer Stack Registers

Although the channel registers define the next channel to be converted (whether it is a diagnostic channel or a pair of analog input channels), if many analog input channels are to be sampled, it is convenient to utilize the 32 sequencer stack registers. In the communications register, when the REGADDR5 bit is set to logic 1, the contents of REGADDR [4:0] specify one of the 32 sequencer stack registers. In each sequencer stack register, the user can specify a pair of analog inputs to be sampled simultaneously.

The structure of the sequence forms a stack where each row represents two channels to be converted synchronously. The sequence starts at Sequencer Stack Register 1 and loops through Sequencer Stack Register 32. If Bit D8 (Enable Bit SSRENx) in one of the Sequencer Stack Registers is set to 1, the sequence ends at the analog input pair defined by that register and loops back to the first Sequencer Stack Register. By default, the Sequencer Stack Registers are set to loop through Channel V0A and Channel V0B to Channel V7A and Channel V7B. After a full or partial reset is initiated, the Sequencer Stack Registers are reinitialized and loop through Channel V0A and Channel V0B to Channel V7B and Channel V7B.

Address: 0x20 to 0x3F; Reset: 0x0000; Name: Sequencer Stack Register [0:31]




Table 19. Bit Description of Sequencer Stack Register [0:31]

| Bit    | Bit Name   | Setting | Description  | Reset | Access |
|--------|------------|---------|--|-------|--------|
|        |            | l F     | Bits[15:9] specify the address of the associated       |       |        |
| [15:9] | Addressing |         | register. See the Addressing Register section for more | 0x0   | R/W    |
|        |            |         | details.   |       |        |



| Bit   | Bit Name       | Setting | Description  | Reset | Access |
|-------|----------------|---------|--|-------|--------|
|       |                |         | When this bit is set to 0, it instructs the ADC to move to |       |        |
|       |                | 041     | the next level of the sequencer stack after converting     |       |        |
| 8     | CCDENIO:241    |         | the current channel pair. When this bit is set to 1, it    | 0x0   | R/W    |
| 0     | SSREN[0:31]    |         | defines this level of the sequencer stack as the last      | UXU   | IT/VV  |
|       |                |         | level in the sequence. The sequencer then loops back       |       |        |
|       |                |         | to the first level of the stack.                           |       |        |
|       | BSEL[0:31]     |         | Channel select bits for ADC B channel.                     |       |        |
|       |                | 0000    | V0B.   |       |        |
|       |                | 0001    | V1B.   |       |        |
| [7:4] |                | 0010    | V2B.   |       |        |
|       |                | 0011    | V3B.   |       |        |
|       |                | 0100    | V4B.   |       |        |
|       |                | 0101    | V5B.   |       |        |
|       |                | 0110    | V6B.   |       |        |
|       |                | 0111    | V7B.   |       |        |
|       |                | 1000    | vcc  |       |        |
|       |                | 1001    | ALDO   |       |        |
|       |                | 1010    | reserve.   |       |        |
|       |                |         | Set the dedicated bit for the digital interface            |       |        |
|       |                |         | communication self-test function. When reading the         |       |        |
|       |                | 1011    | transition code, the code 0xAAAA is read out as the        |       |        |
|       |                |         | transition code of channel A, and the code 0x5555 is       |       |        |
|       |                |         | read out as the transition code of channel B.              |       |        |
|       |                | 1100    | reserved.  |       |        |
| [0.0] | A C E L [0.04] |         | Channel select bit for ADC A channel. Same settings as     | 0.40  | DAM    |
| [3:0] | ASEL[0:31]     |         | ADC B.   | 0x0   | R/W    |

<sup>1.</sup> After a full or partial reset is initiated, the sequencer stack registers are reinitialized, traversing from Channel V0A and Channel V0B to Channel V7A and Channel V7B and looping. The remaining 24 levels of the stack are reinitialized to 0x0.

## 12.6 Status Register

The status register is a 16-bit read-only register. If the STATUSEN bit in the configuration register is set to logic 1, the status register is read out at the end of all conversion words for the selected channel (including the self-test channel if enabled in sequencer mode).

#### **MSB**

| D15    | D14 | D13 | D12 | D11 | D10  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|--------|-----|-----|-----|-----|------|----|----|----|----|----|----|----|----|----|----|
| A[3:0] |     |     |     | B[3 | 3:0] |    |    |    |    |    |    |    |    |    |    |




## Table 20. Status Register Bit Description

| Bit       | Bit Name | setting | Description  | Reset <sup>1</sup> | Access |
|-----------|----------|---------|--|--------------------|--------|
| [D15:D12] | A[3:0]   |         | Channel index of the previous conversion result on channel A.  | N/A                | R      |
| [D11:D8]  | B[3:0]   |         | Channel index of the previous conversion result on channel B.  | N/A                | R      |
| [D7:D0]   | CRC[7:0] |         | CRC calculation for the previous conversion result(s). Refer to the CRC section for further details. | N/A                | R      |

<sup>1.</sup> N/A means not applicable.



# 13 Packaging Information



DIMENSION LIST ( FOOTPRINT: 2.00)

| DIMENSION LIST (FOOTPRINT: 2.00) |                |                       |                           |  |  |  |  |  |
|----------------------------------|----------------|-----------------------|---------------------------|--|--|--|--|--|
| S/N                              | SYM DIMENSIONS |                       | REMARKS                   |  |  |  |  |  |
| 1                                | A MAX. 1.60    |                       | OVERALL HEIGHT            |  |  |  |  |  |
| 2                                | A1             | 0.10±0.05             | STANDOFF                  |  |  |  |  |  |
| 3                                | A2             | 1.40±0.05             | PKG THICKNESS             |  |  |  |  |  |
| 4                                | D              | 16.00±0.20            | LEAD TIP TO TIP           |  |  |  |  |  |
| 5                                | D1             | 14.00±0.10            | PKG LENGTH                |  |  |  |  |  |
| 6                                | E              | 16.00±0.20            | LEAD TIP TO TIP           |  |  |  |  |  |
| 7                                | E1             | 14.00±0.10            | PKG WIDTH                 |  |  |  |  |  |
| 8                                | L              | 0.60±0.15             | FOOT LENGTH               |  |  |  |  |  |
| 9                                | L1             | 1.00 REF.             | LEAD LENGTH               |  |  |  |  |  |
| 10                               | T              | 0.15 <sup>+0.05</sup> | LEAD THICKNESS            |  |  |  |  |  |
| 11                               | T1             | 0.127±0.03            | LEAD BASE METAL THICKNESS |  |  |  |  |  |
| 12                               | а              | 0*~7*                 | FOOT ANGLE                |  |  |  |  |  |
| 13                               | b              | 0.32±0.06             | LEAD WIDTH                |  |  |  |  |  |
| 14                               | b1             | 0.30±0.03             | LEAD BASE METAL WIDTH     |  |  |  |  |  |
| 15                               | е              | 0.65 BASE             | LEAD PITCH                |  |  |  |  |  |
| 16                               | H(REF.)        | (12.35)               | CUM. LEAD PITCH           |  |  |  |  |  |
| 17                               | aaa            | 0.20                  | PROFILE OF LEAD TIPS      |  |  |  |  |  |
| 18                               | bbb            | 0.20                  | PROFILE OF MOLD SURFACE   |  |  |  |  |  |
| 19                               | ccc            | 0.08                  | FOOT COPLANARITY          |  |  |  |  |  |
| 20                               | ddd            | 0.08                  | FOOT POSITION             |  |  |  |  |  |

NOTES :

| S/N | DESCRIPT   | SPECIFICATION       |            |
|-----|--|---------------------|------------|
| 1   | GENERAL TOLERANCE.                               | ±0.10               |            |
|     |  | ANGLE               | ±2.5°      |
| 2   | MATTE FINISH ON PACKAG<br>EXPECT EJECTION AND PI | Ra0.8~2.0um         |            |
| 3   | ALL MOLDED BODY SHARF<br>UNLESS OTHERWISE SPEC   | MAX. R0.20          |            |
| 4   | PACKAGE/LEADFRAME MISA                           | ALIGNMENT ( X, Y ): | MAX. 0.127 |
| 5   | TOP/BTM PACKAGE MISALI                           | GNMENT ( X, Y ):    | MAX. 0.127 |
| 6   | DRAWING DOES NOT INCLU<br>OR CUTTING BURR.       | PROTRUSION          |            |
| 7   | COMPLIANT TO JEDEC STA                           |                     |            |



# 14 Ordering Information

| Ordering Code      | Package Type | ECO Plan | Packing Type | MOQ  | OP Temp(°C)     |
|--------------------|--------------|----------|--------------|------|-----------------|
| GD30AD33G1VWTR-I10 | LQFP80       | Green    | Tape & Reel  | 1000 | -40°C to +125°C |



# 15 Revision History

| REVISION NUMBER | DESCRIPTION                        | DATE |
|-----------------|------------------------------------|------|
| 1.0             | Initial release and device details | 2024 |



## **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed by the Company (either expressly or impliedly) herein. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no representations or warranties of any kind, express or implied, with regard to the merchantability and the fitness for a particular purpose of the Product, nor does the Company assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the sole responsibility of the user of this document to determine whether the Product is suitable and fit for its applications and products planned, and properly design, program, and test the functionality and safety of its applications and products planned using the Product. Unless otherwise expressly specified in the datasheet of the Product, the Product is designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and the Product is not designed or intended for use in (i) safety critical applications such as weapons systems, nuclear facilities, atomic energy controller, combustion controller, aeronautic or aerospace applications, traffic signal instruments, pollution control or hazardous substance management; (ii) life-support systems, other medical equipment or systems (including life support equipment and surgical implants); (iii) automotive applications or environments, including but not limited to applications for active and passive safety of automobiles (regardless of front market or aftermarket), for example, EPS, braking, ADAS (camera/fusion), EMS, TCU, BMS, BSG, TPMS, Airbag, Suspension, DMS, ICMS, Domain, ESC, DCDC, e-clutch, advancedlighting, etc.. Automobile herein means a vehicle propelled by a self-contained motor, engine or the like, such as, without limitation, cars, trucks, motorcycles, electric cars, and other transportation devices; and/or (iv) other uses where the failure of the device or the Product can reasonably be expected to result in personal injury, death, or severe property or environmental damage (collectively "Unintended Uses"). Customers shall take any and all actions to ensure the Product meets the applicable laws and regulations. The Company is not liable for, in whole or in part, and customers shall hereby release the Company as well as its suppliers and/or distributors from, any claim, damage, or other liability arising from or related to all Unintended Uses of the Product. Customers shall indemnify and hold the Company, and its officers, employees, subsidiaries, affiliates as well as its suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Product.

Information in this document is provided solely in connection with the Product. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Product described herein at any time without notice. The Company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 GigaDevice - All rights reserved