DATASHEET

GD25LQ256H-Rev1.2 1 April 2025



Contents

1	FE	FEATURES4								
2	GENERAL DESCRIPTIONS5									
3		MEMORY ORGANIZATION8								
4 DEVICE OPERATIONS										
7										
	4.1	SPI Mode								
	4.2	QPI Mode								
	4.3	HOLD Function								
	4.4									
5	DA	ATA PROTECTION	11							
6	RE	GISTERS	13							
	6.1	Status Register	13							
	6.2	Extended Address Register	17							
7	СО	DMMAND DESCRIPTIONS	18							
	7.1	Write Enable (WREN) (06h)								
	7.1 7.2	Write Disable (WRDI) (04h)								
	7.2	Read Status Register (RDSR) (05h/35h/15h)								
	7.3 7.4	Write Status Register (WRSR) (01h/31h/11h)								
	7.5	Read Extended Address Register (C8h)								
	7.6	Write Extended Address Register (C5h)								
	7.7	Write Enable for Volatile Status Register (50h)								
	7.8	Clear SR Flags (30h)								
	7.9	Read Data Bytes (READ) (03h/13h)	30							
	7.10	Read Data Bytes at Higher Speed (Fast Read) (0Bh/0Ch)	31							
	7.11	Dual Output Fast Read (3Bh/3Ch)	31							
	7.12	Quad Output Fast Read (6Bh/6Ch)	32							
	7.13	Dual I/O Fast Read (BBh/BCh)	33							
	7.14	Quad I/O Fast Read (EBh/ECh)	34							
	7.15	DTR Quad I/O Fast Read (EDh/EEh)	36							
	7.16	Burst Read with Wrap (0Ch)	38							
	7.17	Set Burst with Wrap (77h)	38							
	7.18	Set Read Parameters (C0h)	39							
	7.19	Page Program (PP) (02h/12h)	39							
	7.20	Quad Page Program (32h/34h)	40							
	7.21	Sector Erase (SE) (20h/21h)	41							
	7.22	32KB Block Erase (BE32) (52h/5Ch)	42							
	7.23	64KB Block Erase (BE64) (D8h/DCh)	43							



GD25LQ256H

7.24	Chip Erase (CE) (60h/C7h)	43
7.25		
7.26		
7.27		
7.28		
7.29	Read Unique ID (4Bh)	47
7.30	Erase Security Registers (44h)	48
7.31	Program Security Registers (42h)	48
7.32	Read Security Registers (48h)	49
7.33	Enable Reset (66h) and Reset (99h)	50
7.34	Program/Erase Suspend (PES) (75h)	51
7.35	Program/Erase Resume (PER) (7Ah)	52
7.36	Deep Power-Down (DP) (B9h)	52
7.37	Release from Deep Power-Down and Read Device ID (RDI) (ABh)	53
7.38	Enable QPI (38h)	54
7.39	Disable QPI (FFh)	55
7.40	Read Serial Flash Discoverable Parameter (5Ah)	55
8 E	LECTRICAL CHARACTERISTICS	56
8.1	Power-On Timing	56
8.2	Initial Delivery State	56
8.3	ABSOLUTE MAXIMUM RATINGS	56
8.4	CAPACITANCE MEASUREMENT CONDITIONS	57
8.5	DC Characteristics	58
8.6	AC CHARACTERISTICS	61
9 0	RDERING INFORMATION	69
9.1	Valid Part Numbers	70
10	PACKAGE INFORMATION	71
10.1	PACKAGE WSON8 (6x5mm)	71
10.1 10.2	` ,	
_	PACKAGE SOP8 208MIL	72

GD25LQ256H

FEATURES

- ◆ 256M-bit Serial NOR Flash Memory
 - 32M-Byte
 - 256 Bytes per programmable page
- ◆ Standard, Dual, Quad SPI, QPI, DTR
 - -Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#/RESET#
 - Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#/RESET#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
 - QPI: SCLK, CS#, IO0, IO1, IO2, IO3
 - SPI DTR (Double Transfer Rate) Read
 - 3 or 4-Byte Address Mode
- ◆ High Speed Clock Frequency
 - 133MHz for fast read
 - Dual I/O Data transfer up to 266Mbits/s
 - Quad I/O Data transfer up to 532Mbits/s
 - QPI Mode Data transfer up to 532Mbits/s
 - DTR Quad I/O Data transfer up to 832Mbits/s
- ◆ Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Top/Bottom Block protection
- ◆ Endurance and Data Retention
 - Minimum 100,000 Program/Erase Cycles
 - 20-year data retention typical
- ◆ Allows XiP (eXecute In Place) Operation
 - High speed Read reduce overall XiP instruction fetch time
 - Continuous Read with Wrap further reduce data latency to fill up SoC cache

- ◆ Fast Program/Erase Speed
 - Page Program time: 0.2ms typical
- Sector Erase time: 30ms typical
- Block Erase time: 0.1s/0.15s typical
- Chip Erase time: 30s typical
- ◆ Flexible Architecture
 - Uniform Sector of 4K-Byte
- Uniform Block of 32/64K-Byte
- ◆ Low Power Consumption
 - 10µA typical standby current
 - 1µA typical deep power down current
- Advanced Security Features
 - 128-bit Unique ID for each device
 - Serial Flash Discoverable parameters (SFDP) register
 - 2x1024-Byte Security Registers With OTP Locks
- Single Power Supply Voltage
 - Full voltage range: 1.65-2.0V
- Package Information
 - WSON8 (6x5mm)
 - SOP8 208mil
- WSON8 (8x6mm)




2

GENERAL DESCRIPTIONS

The GD25LQ256H (256M-bit) Serial NOR Flash supports the standard Serial Peripheral Interface (SPI), and the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), I/O3 (HOLD#/RESET#). The Dual I/O data is transferred with speed of 266Mbit/s, and the Quad I/O data is transferred with speed of 532Mbit/s. The DTR Quad I/O data is transferred with speed of 832Mbits/s.

CONNECTION DIAGRAM

Figure 1. Connection Diagram for WSON8 package



8 - LEAD WSON

Table 1. Pin Description for WSON8 Package

Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	I/O	Data Output (Data Input Output 1)
3	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
4	VSS		Ground
5	SI (IO0)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	HOLD#/RESET# (IO3)	I/O	Hold or Reset Input (Data Input Output 3)
8	VCC		Power Supply

Note:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- WP# functions are only available for Standard/Dual SPI.

GD25LQ256H-Rev1.2 5 April 2025

Figure 2. Connection Diagram for SOP8 package




Table 2. Pin Description for SOP8 Package


Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	I/O	Data Output (Data Input Output 1)
3	WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)
4	VSS		Ground
5	SI (IO0)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	HOLD#/RESET# (IO3)	I/O	Hold or Reset Input (Data Input Output 3)
8	VCC		Power Supply

Note:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. WP# functions are only available for Standard/Dual SPI.



BLOCK DIAGRAM



3 MEMORY ORGANIZATION

GD25LQ256H

Each device has	Each block has	Each sector has	Each page has	
32M	64/32K	4K	256	Bytes
128K	256/128	16	-	pages
8K	16/8	-	-	sectors
512/1K	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE

GD25LQ256H 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	8191	1FFF000H	1FFFFFFH
511			
	8176	1FF0000H	1FF0FFFH
	8175	1FEF000H	1FEFFFFH
510			
	8160	1FE0000H	1FE0FFFH
			1FEFFFH 1FE0FFFH 02FFFFH 020FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

4 DEVICE OPERATIONS

4.1 SPI Mode

Standard SPI

The GD25LQ256H features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25LQ256H supports Dual SPI operation when using the "Dual Output Fast Read", "Dual Output Fast Read with 4-Byte address", "Dual I/O Fast Read" and "Dual I/O Fast Read with 4-Byte address" commands (3Bh, 3Ch, BBh and BCh). These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command, the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25LQ256H supports Quad SPI operation when using the "Quad Output Fast Read", "Quad Output Fast Read with 4-Byte address", "Quad I/O Fast Read", "Quad I/O Fast Read with 4-Byte address" (6Bh, 6Ch, EBh, ECh) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI commands, the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and the WP# and HOLD#/RESET# pins become bidirectional I/O pins: IO2 and IO3. The Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register set to 1.

DTR Quad SPI

The GD25LQ256H supports DTR Quad SPI operation when using the "DTR Quad I/O Fast Read" and "DTR Quad I/O Fast Read" and "DTR Quad I/O Fast Read with 4-Byte Address" (EDh and EEh) commands. These commands allow data to be transferred to or from the device at eight times the rate of the standard SPI, and data output will be latched on both rising and falling edges of the serial clock. When using the DTR Quad SPI command, the SI and SO pins become bidirectional I/O pins: IO0 and IO1, in addition to IO2 and IO3 pins. For GD25LQ256H, the Quad Enable (QE) bit of status Register must be set to 1 before sending the DTRQIO instruction.

4.2 QPI Mode

The GD25LQ256H supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enable the QPI (38h)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38h)" and "Disable the QPI (FFh)" commands are used to switch between these two modes. Upon power-up and Hardware Reset or after Software Reset using "Enable Reset (66h) and Reset (99h)" command, the default state of the device is Standard/Dual/Quad SPI mode. The QPI commands require the non-volatile Quad Enable bit (QE) in Status Register set to 1.

4.3 HOLD Function

The HOLD/RST bit is used to determine whether HOLD or RESET function should be implemented on the hardware pin for 8-pin packages. When HOLD/RST=0, the HOLD#/RESET# pin acts as HOLD# pin. The HOLD function is available when QE=0. If QE=1, The HOLD function is disabled, and the HOLD#/RESET# pin acts as dedicated data I/O pin.

The HOLD# signal goes low to stop any serial communications with the device, except the operation of write status register, programming, or erasing in progress.

The operation of HOLD needs CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low. If SCLK is not low, HOLD operation will not start until SCLK is low. The HOLD condition ends on rising edge of HOLD# signal with SCLK being low. If SCLK is not low, HOLD operation will not end until SCLK is low.

The SO is high impedance, both SI and SCLK don't care during the HOLD operation. If CS# is driven high during HOLD operation, it will reset the internal logic of the device. To re-start communication with the chip, the HOLD# must be at high and then CS# must be at low.




Figure 3 HOLD Condition

4.4 RESET Function

The HOLD/RST bit is used to determine whether HOLD or RESET function should be implemented on the hardware pin for 8-pin packages. When HOLD/RST=1, the HOLD#/RESET# pin acts as RESET# pin. The hardware RESET function is available when QE=0. If QE=1, The RESET function is disabled, and the HOLD#/RESET# pin acts as dedicated data I/O pin. The RESET# pin goes low for a minimum period of tRLRH (1µs) will reset the flash. After reset cycle, the flash is at the following states:

- Standby mode
- All the volatile bits will return to the default status as power on.

CS#

RESET#

RESET+

Figure 4 RESET Condition

GD25LQ256H

5 DATA PROTECTION

The GD25LQ256H provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up /Hardware Reset/ Software Reset (66h+99h)
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- Software Protection Mode: The Block Protect bits (BP4-BP0) define the section of the memory array that can be read but not changed.
- Hardware Protection Mode: WP# goes low to protect the Block Protect bits (BP4-BP0) and the SRP bits (SRP1 and SRP0).
- ◆ Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and Software Reset (66h+99h).
- Write Inhibit Voltage (VWI): Device would reset automatically when VCC is below a certain threshold VWI.

Table 3. GD25LQ256H Protected area size (CMP=0)

,	Status F	Register	Conten	t		Memory Conte	Memory Content			
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion		
Х	0	0	0	0	NONE	NONE	NONE	NONE		
0	0	0	0	1	511	01FF0000h-01FFFFFh	64KB	Upper 1/512		
0	0	0	1	0	510 to 511	01FE0000h-01FFFFFh	128KB	Upper 1/256		
0	0	0	1	1	508 to 511	01FC0000h-01FFFFFh	256KB	Upper 1/128		
0	0	1	0	0	504 to 511	01F80000h-01FFFFFh	512KB	Upper 1/64		
0	0	1	0	1	496 to 511	01F00000h-01FFFFFh	1MB	Upper 1/32		
0	0	1	1	0	480 to 511	01E00000h-01FFFFFh	2MB	Upper 1/16		
0	0	1	1	1	448 to 511	01C00000h-01FFFFFh	4MB	Upper 1/8		
0	1	0	0	0	384 to 511	01800000h-01FFFFFh	8MB	Upper 1/4		
0	1	0	0	1	256 to 511	01000000h-01FFFFFh	16MB	Upper 1/2		
1	0	0	0	1	0	00000000h-0000FFFFh	64KB	Lower 1/512		
1	0	0	1	0	0 to 1	00000000h-0001FFFFh	128KB	Lower 1/256		
1	0	0	1	1	0 to 3	00000000h-0003FFFFh	256KB	Lower 1/128		
1	0	1	0	0	0 to 7	00000000h-0007FFFFh	512KB	Lower 1/64		
1	0	1	0	1	0 to 15	00000000h-000FFFFh	1MB	Lower 1/32		
1	0	1	1	0	0 to 31	00000000h-001FFFFFh	2MB	Lower 1/16		
1	0	1	1	1	0 to 63	00000000h-003FFFFh	4MB	Lower 1/8		
1	1	0	0	0	0 to 127	00000000h-007FFFFh	8MB	Lower 1/4		
1	1	0	0	1	0 to 255	00000000h-00FFFFFh	16MB	Lower 1/2		
Х	1	1	0	Х	ALL	00000000h-01FFFFFh	32MB	ALL		
Х	1	Х	1	Х	ALL	00000000h-01FFFFFh	32MB	ALL		



GD25LQ256H

Table 4. GD25LQ256H Protected area size (CMP=1)

Status Register Content				nt		Memory Con	tent	
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
Х	0	0	0	0	ALL	00000000h-01FFFFFh	ALL	ALL
0	0	0	0	1	0 to 510	00000000h – 01FEFFFFh	32,704KB	Lower 511/512
0	0	0	1	0	0 to 509	00000000h – 01FDFFFFh	32,640KB	Lower 255/256
0	0	0	1	1	0 to 507	00000000h – 01FBFFFFh	32,512KB	Lower 127/128
0	0	1	0	0	0 to 503	00000000h – 01F7FFFh	32,256KB	Lower 63/64
0	0	1	0	1	0 to 495	00000000h – 01EFFFFFh	31MB	Lower 31/32
0	0	1	1	0	0 to 479	00000000h – 01DFFFFFh	30MB	Lower 15/16
0	0	1	1	1	0 t0 447	00000000h – 01BFFFFFh	28MB	Lower 7/8
0	1	0	0	0	0 to 383	00000000h – 017FFFFh	24MB	Lower 3/4
0	1	0	0	1	0 to 255	00000000h – 00FFFFFh	16MB	Lower 1/2
1	0	0	0	1	1 to 511	00010000h – 01FFFFFh	32,704KB	Upper 511/512
1	0	0	1	0	2 to 511	00020000h – 01FFFFFh	32,640KB	Upper 255/256
1	0	0	1	1	4 to 511	00040000h – 01FFFFFh	32,512KB	Upper 127/128
1	0	1	0	0	8 to 511	00080000h – 01FFFFFh	32,256KB	Upper 63/64
1	0	1	0	1	16 to 511	00100000h – 01FFFFFFh	31MB	Upper 31/32
1	0	1	1	0	32 to 511	00200000h – 01FFFFFFh	30MB	Upper 15/16
1	0	1	1	1	64 to 511	00400000h - 01FFFFFh	28MB	Upper 7/8
1	1	0	0	0	128 to 511	00800000h – 01FFFFFh	24MB	Upper 3/4
1	1	0	0	1	256 to 511	01000000h – 01FFFFFh	16MB	Upper 1/2
Х	1	1	0	Х	NONE	NONE	NONE	NONE
Х	1	Х	1	Х	NONE	NONE	NONE	NONE

6 REGISTERS

6.1 Status Register

Table 5. Status Register-SR No.1

No.	Name	Description	Note
S7	SRP0	Status Register Protection Bit	Non-volatile writable
S6	BP4	Block Protect Bit	Non-volatile writable
S5	BP3	Block Protect Bit	Non-volatile writable
S4	BP2	Block Protect Bit	Non-volatile writable
S3	BP1	Block Protect Bit	Non-volatile writable
S2	BP0	Block Protect Bit	Non-volatile writable
S1	WEL	Write Enable Latch	Volatile, read only
S0	WIP	Erase/Write In Progress	Volatile, read only

Table 6. Status Register-SR No.2

No.	Name	Description	Note
S15	SUS1	Erase Suspend Bit	Volatile, read only
S14	CMP	Complement Protect Bit	Non-volatile writable
S13	LB3	Security Register Lock Bit	Non-volatile writable (OTP)
S12	LB2	Security Register Lock Bit	Non-volatile writable (OTP)
S11	ADS	Current Address Mode Bit	Volatile, read only
S10	SUS2	Program Suspend Bit	Volatile, read only
S9	QE	Quad Enable Bit	Non-volatile writable
S8	SRP1	Status Register Protection Bit	Non-volatile writable

Table 7. Status Register-SR No.3

No.	Name	Description	Note
S23	HOLD/RST	HOLD# or RESET# Function	Non-volatile writable
S22	DRV1	Output Driver Strength Bit	Non-volatile writable
S21	DRV0	Output Driver Strength Bit	Non-volatile writable
S20	ADP	Power Up Address Mode Bit	Non-volatile writable
S19	EE	Erase Error Bit	Volatile, read only
S18	PE	Program Error Bit	Volatile, read only
S17	DC1	Dummy Configuration Bit	Non-volatile writable
S16	DC0	Dummy Configuration Bit	Non-volatile writable

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

GD25LQ256H

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table 1&2) becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description
0	0	Х	Software Protected	The Status Register can be written to after a Write Enable
				command, WEL=1.(Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.
0	1	1	1 Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to
U	I	ı		after a Write Enable command, WEL=1.
		x x	Power Supply Lock-	Status Register is protected and cannot be written to again until
1	Х		Down ⁽¹⁾	the next Power-Down, Power-Upcycle, Hardware Reset,
	Dow	DOWII()	Software Reset(66h+99h).	
1	X X	(On a Time Drawn (2)	Status Register is permanently protected and cannot be written	
	_ ^	^	One Time Program ⁽²⁾	to.(Enabled by adding prefix command AAh, 55h)

Note:

- 1. When SRP1 =1, a power-down, Power-up cycle, Hardware Reset, Software Reset(66h+99h) will change SRP1 =0 state.
- 2. Please contact GigaDevice for details regarding the special instruction sequence.

QE bit

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD#/RESET# pin are enable. When the QE bit is set to 1, the Quad IO2 pin is enable for Quad SPI, the WP# pin is still available for Standard/Dual SPI. When the QE bit is set to 1, the Quad IO3 pins is enable, the HOLD#/RESET# pin is not available. (It is best to set the QE bit to 0 to avoid short issues if the WP# or HOLD#/RESET# pin is tied directly to the power supply or ground.)

ADS bit

The Address Status (ADS) bit is a read only bit that indicates the current address mode the device is operating in. The device is in 3-Byte address mode when ADS=0 (default), and in 4-Byte address mode when ADS=1.

GD25LQ256H

LB3, LB2 bits

The LB3 and LB2 bits are non-volatile One Time Program (OTP) bits in Status Register (S13 and S12) that provide the write protect control and status to the Security Registers. The default state of LB3 and LB2 bits are 0, the security registers are unlocked. The LB3 and LB2 bits can be set to 1 individually using the Write Register instruction. The LB3 and LB2 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bits in the status register (S15 and S10) that are set to 1 after executing an Erase/Program Suspend (75h) command (The Erase Suspend will set the SUS1 bit to 1, and the Program Suspend will set the SUS2 bit to 1). The SUS1 and SUS2 bits are cleared to 0 by Erase/Program Resume (7Ah) command, Hardware Reset, Software Reset (66h+99h) command, as well as a power-down, power-up cycle.

DC1, DC0 bits

The Dummy Configuration (DC) bits are non-volatile, which select the number of dummy cycles between the end of address and the start of read data output. Dummy cycles provide additional latency that is needed to complete the initial read access of the flash array before data can be returned to the host system. Some read commands require additional dummy cycles as the SCLK frequency increases.

The following dummy cycle tables provide different dummy cycle settings that are configured.

Command	DC bit	Numbers of Dummy Cycles	Freq.(MHz)
	00 (default)	6	120
EBh,ECh	01	6	120
EBII,EGII	10	8	133
	11	10	133
	00 (default)	10	104
	01	8	80
EDh,EEh	10	10	104
	11	10	104

PE bit


The Program Error (PE) bit is a read-only bit that indicates a program failure. It will also be set when the user attempts to program a protected array sector or access the locked OTP space. PE is cleared to "0" after program operation resumes or by Clear Flag Status Register command (30h).

EE bit

The Erase Error (EE) bit is a read-only bit that indicates an erase failure. It will also be set when the user attempts to erase a protected array sector or access the locked OTP space. EE is cleared to "0" after erase operation resumes or by Clear Flag Status Register command (30h).

ADP bit

The Address Power-up (ADP) bit is a non-volatile writable bit that determines the initial address mode when the device is powered on or reset. This bit is only used during the power on or device reset initialization period. When ADP=0 (factory default), the device will power up into 3-Byte address mode, the Extended Address Register must be used to access memory regions beyond 128Mb. When ADP=1, the device will power up into 4-Byte address mode directly.



DRV1, DRV0 bits

The DRV1 and DRV0 bits are used to determine the output driver strength for the Read operations.

Table 8. Driver Strength for Read Operations

DRV1, DRV0	Driver Strength				
00	100%				
01	75% (default)				
10	50%				
11	25%				

HOLD/RST bit

The HOLD/RST bit is used to determine whether HOLD# or RESET# function should be implemented on the hardware pin for 8-pin packages. When HOLD/RST=0, the pin acts as HOLD#, When the HOLD/RST=1, the pin acts as RESET#. However, the HOLD# or RESET# function are only available when QE=0, If QE=1, The HOLD# and RESET# functions are disabled, the pin acts as dedicated data I/O pin.

GD25LQ256H

6.2 Extended Address Register

Table 9. Extended Address Register

No.	Name	Description	Note
EA7	DLP	Data Learning Pattern Enable bit	Volatile writable
EA6	Reserved	Reserved	Reserved
EA5	Reserved	Reserved	Reserved
EA4	Reserved	Reserved	Reserved
EA3	Reserved	Reserved	Reserved
EA2	Reserved	Reserved	Reserved
EA1	Reserved	Reserved	Reserved
EA0	A24	Address bit	Volatile writable

The bits of the Extended Address Register are as follows:

A24 bit

The Extended Address Bits are used only when the device is operating in the 3-Byte Address Mode, which are volatile writable by C5h command.

If the device powers up with ADP bit set to 1, or an "Enter 4-Byte Address Mode (B7h)" instruction is issued, the device will require 4-Byte address input for all address related instructions, and the Extended Address Bit setting will be ignored.

A24	Address
0	0000 0000h-00FF FFFFh
1	0100 0000h-01FF FFFFh

Reserved bit

It is recommended to set the value of the reserved bit as "0".

DLP bit

The DLP bit is Data Learning Pattern Enable bit, which is volatile writable by C5h command. For Quad DTR Read commands, a pre-defined "Data Learning Pattern" can be used by the flash memory controller to determine the flash data output timing on 4 I/O pins. When DLP=1, during the last 4 dummy clocks just prior to the data output, the flash will output "00110100" Data Learning Pattern sequence on each of the 4 I/O pins. During this period, controller can fine tune the data latching timing for each I/O pins to achieve optimum system performance. DLP=0 will disable the Data Learning Pattern output.

7 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table 10. Commands (SPI, 3- or 4-Byte Addr. Mode)

					_				
Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Write Enable	06h								
Write Disable	04h								
Read Status Register-1	05h	(S7-S0)	(cont.)						
Read Status Register-2	35h	(S15-S8)	(cont.)						
Read Status Register-3	15h	(S23-S16)	(cont.)						
Write Status Register- 1&2	01h	S7-S0	S15-S8						
Write Status Register-2	31h	S15-S8							
Write Status Register-3	11h	S23-S16							
Read Extended Addr. Register	C8h	(EA7- EA0)							
Write Extended Addr. Register	C5h	EA7-EA0							
Volatile SR write Enable	50h								
Clear SR Flags	30h								
Fast Read with 4-Byte Address	0Ch	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)	
Set Burst with Wrap	77h	dummy ⁽¹⁾	dummy ⁽¹⁾	dummy ⁽¹⁾	W7-W0 ⁽¹⁾				
Chip Erase	C7h/60h								
Enter 4-Byte Address Mode	B7h								



GD25LQ256H

Exit 4-Byte Address									
Mode	E9h								
Read Manufacturer/ Device ID	90h	00H	00H	00H	(MID7- MID0)	(ID7-ID0)	(cont.)		
Read Identification	9Fh	(MID7- MID0)	(ID15- ID8)	(ID7-ID0)	(cont.)				
Enable Reset	66h								
Reset	99h								
Program/Erase Suspend	75h								
Program/Erase Resume	7Ah								
Deep Power-Down	B9h								
Release From Deep Power-Down	ABh								
Release From Deep Power-Down and Read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)	(cont.)			
Enable QPI	38h								
Read Serial Flash Discoverable Parameter	5Ah	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		
Read Data with 4-Byte Address	13h	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)		
Fast Read Dual Output with 4-Byte Address	3Ch	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7- D0) ⁽²⁾	(cont.)	
Fast Read Quad Output with 4-Byte Address	6Ch	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7- D0) ⁽³⁾	(cont.)	
Fast Read Dual I/O with 4-Byte Address	BCh	A31-A24 ⁽⁴⁾	A23- A16 ⁽⁴⁾	A15-A8 ⁽⁴⁾	A7-A0 ⁽⁴⁾	M7-M0 ⁽⁵⁾	(D7- D0) ⁽²⁾	(cont.)	
Fast Read Quad I/O with 4-Byte Address	ECh	A31-A24 ⁽⁶⁾	A23- A16 ⁽⁶⁾	A15-A8 ⁽⁶⁾	A7-A0 ⁽⁶⁾	M7-M0 ⁽⁷⁾	dummy	dummy	(D7- D0) ⁽³⁾
DTR Quad I/O Fast Read with 4-Byte Address	EEh	A31-A24 ⁽⁶⁾	A23- A16 ⁽⁶⁾	A15-A8 ⁽⁶⁾	A7-A0 ⁽⁶⁾	M7-M0 ⁽⁷⁾	n-CLK dummy	(D7- D0) ⁽³⁾	(cont.)
Page Program with 4- Byte Address	12h	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte		
Quad Page Program with 4-Byte Address	34h	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0 ⁽⁸⁾	Next Byte		_
Sector Erase with 4-Byte Address	21h	A31-A24	A23-A16	A15-A8	A7-A0				
Block Erase (32K) with 4-Byte Address	5Ch	A31-A24	A23-A16	A15-A8	A7-A0				
Block Erase (64K) with	DCh	A31-A24	A23-A16	A15-A8	A7-A0				



GD25LQ256H

4-Byte Address					

Table 11. Commands (SPI, 3-Byte Addr. Mode)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)			
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		
Dual Output Fast Read	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7- D0) ⁽²⁾	(cont.)		
Quad Output Fast Read	6Bh	A23-A16	A15-A8	A7-A0	dummy	(D7- D0) ⁽³⁾	(cont.)		
Dual I/O Fast Read	BBh	A23- A16 ⁽⁹⁾	A15-A8 ⁽⁹⁾	A7-A0 ⁽⁹⁾	M7-M0 ⁽⁵⁾	(D7- D0) ⁽²⁾	(cont.)		
Quad I/O Fast Read	EBh	A23- A16 ⁽¹⁰⁾	A15- A8 ⁽¹⁰⁾	A7-A0 ⁽¹⁰⁾	M7-M0 ⁽⁷⁾	dummy	dummy	(D7- D0) ⁽³⁾	(cont.)
DTR Quad I/O Fast Read	EDh	A23- A16 ⁽¹⁰⁾	A15- A8 ⁽¹⁰⁾	A7-A0 ⁽¹⁰⁾	M7-M0 ⁽⁷⁾	n-CLK dummy	(D7- D0) ⁽³⁾	(cont.)	
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte			
Quad Page Program	32h	A23-A16	A15-A8	A7-A0	D7-D0 ⁽⁸⁾	Next Byte			
Sector Erase	20h	A23-A16	A15-A8	A7-A0					
Block Erase (32K)	52h	A23-A16	A15-A8	A7-A0					
Block Erase (64K)	D8h	A23-A16	A15-A8	A7-A0					
Read Unique ID	4Bh	00H	00H	00H	dummy	(UID7- UID0)	(cont.)		
Erase Security Registers ⁽¹¹⁾	44h	A23-A16	A15-A8	A7-A0					
Program Security Registers ⁽¹¹⁾	42h	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte			
Read Security Registers ⁽¹¹⁾	48h	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		

Table 12. Commands (SPI, 4-Byte Addr. Mode)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Read Data	03h	A31-A24	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)		
Fast Read	0Bh	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)	
Dual Output Fast Read	3Bh	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7- D0) ⁽²⁾	(cont.)	
Quad Output Fast Read	6Bh	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7- D0) ⁽³⁾	(cont.)	
Dual I/O Fast Read	BBh	A31- A24 ⁽⁴⁾	A23- A16 ⁽⁴⁾	A15-A8 ⁽⁴⁾	A7-A0 ⁽⁴⁾	M7-M0 ⁽⁵⁾	(D7- D0) ⁽²⁾	(cont.)	
Quad I/O Fast Read	EBh	A31-	A23-	A15-A8 ⁽⁶⁾	A7-A0 ⁽⁶⁾	M7-M0 ⁽⁶⁾	dummy	dummy	(D7-



GD25LQ256H

		A24 ⁽⁶⁾	A16 ⁽⁶⁾						D0) ⁽³⁾
DTR Quad I/O Fast Read	EDh	A31- A24 ⁽⁶⁾	A23- A16 ⁽⁶⁾	A15-A8 ⁽⁶⁾	A7-A0 ⁽⁶⁾	M7-M0 ⁽⁷⁾	n-CLK dummy	(D7- D0) ⁽³⁾	(cont.)
Page Program	02h	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte		
Quad Page Program	32h	A31- A24 ⁽⁶⁾	A23- A16 ⁽⁶⁾	A15-A8 ⁽⁶⁾	A7-A0 ⁽⁶⁾	D7-D0 ⁽⁸⁾	Next Byte		
Sector Erase	20h	A31-A24	A23-A16	A15-A8	A7-A0				
Block Erase (32K)	52h	A31-A24	A23-A16	A15-A8	A7-A0				
Block Erase (64K)	D8h	A31-A24	A23-A16	A15-A8	A7-A0				
Read Unique ID	4Bh	00H	00H	00H	00H	dummy	(UID7- UID0)	(cont.)	
Erase Security Registers ⁽¹¹⁾	44h	A31-A24	A23-A16	A15-A8	A7-A0				
Program Security Registers ⁽¹¹⁾	42h	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte		
Read Security Registers ⁽¹¹⁾	48h	A31-A24	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)	

Table 13. Commands (QPI, 3- or 4-Byte Addr. Mode)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
Clock Number	(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)	(12,13)	(14,15)
Write Enable	06h							
Write Disable	04h							
Read Status Register-1	05h	(S7-S0)						
Read Status Register-2	35h	(S15-S8)						
Read Status Register-3	15h	(S23-S16)						
Write Status Register-1&2	01h	S7-S0	S15-S8					
Write Status Register-2	31h	S15-S8						
Write Status Register-3	11h	S23-S16						
Read Extended Addr. Register	C8h	(EA7-EA0)						
Write Extended Addr. Register	C5h	EA7-EA0						
Volatile SR Write Enable	50h							
Clear SR Flags	30h							
Set Read Parameters	C0h	P7-P0						
Chip Erase	C7h/60h							
Enter 4-Byte Address Mode	B7h							
Exit 4-Byte Address Mode	E9h							



GD25LQ256H

Manufacturer/Device ID	90h	dummy	dummy	00H	(MID7- MID0)	(ID7-ID0)	(cont.)	
Read Identification	9Fh	(MID7- MID0)	(ID15- ID8)	(ID7-ID0)	(cont.)			
Enable Reset	66h							
Reset	99h							
Program/Erase Suspend	75h							
Program/Erase Resume	7Ah							
Deep Power-Down	B9h							
Release From Deep Power- Down	ABh							
Release From Deep Power- Down, And Read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)	(cont.)		
Disable QPI	FFh							
Read Serial Flash Discoverable Parameter	5Ah	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)	(cont.)
Fast Read Quad I/O with 4-Byte Address	ECh	A31-A24	A23- A16	A15-A8	A7-A0	M7-M0	dummy	(D7-D0)
DTR Fast Read Quad Output with 4-Byte Address	EEh	A31-A24	A23- A16	A15-A8	A7-A0	M7-M0	n-CLK dummy	(D7-D0)
Page Program with 4-Byte Address	12h	A31-A24	A23- A16	A15-A8	A7-A0	D7-D0	Next Byte	
Sector Erase with 4-Byte Address	21h	A31-A24	A23- A16	A15-A8	A7-A0			
Block Erase (32K) with 4-Byte Address	5Ch	A31-A24	A23- A16	A15-A8	A7-A0			
Block Erase (64K) with 4-Byte Address	DCh	A31-A24	A23- A16	A15-A8	A7-A0			

Table 14. Commands (QPI, 3-Byte Addr. Mode)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
Clock Number	(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)	(12,13)	(14,15)
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)	(cont.)
Quad I/O Fast Read	EBh	A23-A16	A15-A8	A7-A0	M7-M0	dummy	(D7-D0)	(cont.)
DTR Quad I/O Fast Read	EDh	A23-A16	A15-A8	A7-A0	M7-M0	n-CLK	(D7-D0)	(cont.)
						dummy	(07-00)	
Burst Read with Wrap	0Ch	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)	(cont.)
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte		
Sector Erase	20h	A23-A16	A15-A8	A7-A0				
Block Erase (32K)	52h	A23-A16	A15-A8	A7-A0				
Block Erase (64K)	D8h	A23-A16	A15-A8	A7-A0				



GD25LQ256H

Table 15. Commands (QPI, 4-Byte Addr. Mode)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8
Clock Number	(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)	(12,13)	(14,15)
Fast Read	0Bh	A31-A24	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)
Quad I/O Fast Read	EBh	A31-A24	A23-A16	A15-A8	A7-A0	M7-M0	dummy	(D7-D0)
DTR Quad I/O Fast Read	EDh	A31-A24	A23-A16	A15-A8	A7-A0	M7-M0	n-CLK dummy	(D7-D0)
Burst Read with Wrap	0Ch	A31-A24	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)
Page Program	02h	A31-A24	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte	
Sector Erase	20h	A31-A24	A23-A16	A15-A8	A7-A0			
Block Erase (32K)	52h	A31-A24	A23-A16	A15-A8	A7-A0			
Block Erase (64K)	D8h	A31-A24	A23-A16	A15-A8	A7-A0			

Note:

1. Dummy bits and Wrap Bits

IO0 = (x, x, x, x, x, x, W4, x)

IO1 = (x, x, x, x, x, x, W5, x)

IO2 = (x, x, x, x, x, x, W6, x)

IO3 = (x, x, x, x, x, x, x, x)

2. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

3. Quad Output Data

IO0 = (D4, D0, ...)

IO1 = (D5, D1, ...)

IO2 = (D6, D2, ...)

IO3 = (D7, D3, ...)

4. Dual Input 4-Byte Address

IO0 = A30, A28, A26, A24, A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0

IO1 = A31, A29, A27, A25, A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1

5. Dual Input Mode bit

IO0 = M6, M4, M2, M0

IO1 = M7, M5, M3, M1

6. Quad Input 4-Byte Address

IO0 = A28, A24, A20, A16, A12, A8, A4, A0

IO1 = A29, A25, A21, A17, A13, A9, A5, A1

IO2 = A30, A26, A22, A18, A14, A10, A6, A2

IO3 = A31, A27, A23, A19, A15, A11, A7, A3

7. Quad Input Mode bit

100 = M4, M0

IO1 = M5, M1

102 = M6, M2

IO3 = M7, M3

GD25LQ256H

8. Quad Output Data

IO0 = D4, D0, ...

IO1 = D5, D1, ...

IO2 = D6, D2, ...

IO3 = D7, D3, ...

9. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1

10. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0

IO1 = A21, A17, A13, A9, A5, A1

IO2 = A22, A18, A14, A10, A6, A2

IO3 = A23, A19, A15, A11, A7, A3

11. Security Registers Address

Security Register: A23-A16=00H, A15-A12=00H, A11-A10 = 00b, A9-A0= Byte Address;

Security Register: A23-A16=00H, A15-A12=00H, A11-A10 = 00b, A9-A0= Byte Address;

12. QPI Command, Address, Data input/output format:

CLK #0 1 2 3 4 5 6 7 8 9 10 11

IO0= C4, C0, A20, A16, A12, A8, A4, A0, D4, D0, D4, D0,

IO1= C5, C1, A21, A17, A13, A9, A5, A1, D5, D1, D5, D1

IO2= C6, C2, A22, A18, A14, A10, A6, A2, D6, D2, D6, D2

IO3= C7, C3, A23, A19, A15, A11, A7, A3, D7, D3, D7, D3

TABLE OF ID DEFINITIONS

GD25LQ256H

Operation Code	MID7-MID0	ID15-ID8	ID7-ID0
9Fh	C8	60	19
90h	C8		18
ABh			18

7.1 Write Enable (WREN) (06h)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Quad Page Program (QPP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command.

The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 5. Write Enable Sequence Diagram (SPI)





Figure 6. Write Enable Sequence Diagram (QPI)



7.2 Write Disable (WRDI) (04h)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit may be set to 0 by issuing the Write Disable (WRDI) command to disable Page Program (PP), Quad Page Program (QPP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), that require WEL be set to 1 for execution. The WRDI command can be used by the user to protect memory areas against inadvertent writes that can possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while WIP bit =1.

The WEL bit is reset by following condition: Write Disable command (WRDI), Power-up, and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase commands.

The Write Disable command sequence: CS# goes low → Sending the Write Disable command → CS# goes high.

Figure 7. Write Disable Sequence Diagram (SPI)





Figure 8. Write Disable Sequence Diagram (QPI)



7.3 Read Status Register (RDSR) (05h/35h/15h)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code of "05h" / "35h" / "15h", the SO will output Status Register bits S7~S0 / S15-S8 / S23-S16.

Figure 9. Read Status Register Sequence Diagram (SPI)





Figure 10. Read Status Register Sequence Diagram (QPI)



7.4 Write Status Register (WRSR) (01h/31h/11h)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S10, S9, S1 and S0 of the Status Register. For Command code of "01h", the Status Register-1&2 (S15~S0) would be written. CS# must be driven high after the eighth or sixteenth bit of the data byte has been latched in. If CS# is driven high after the eighth clock, the Write Status Register-1&2 (01h) instruction will only program the Status Register-1, and the CMP bit in Status Register-2 will be cleared to 0 in either SPI or QPI mode. For Command code of "31/11h", the Status Register bits S15~S8 / S23~S16 would be written. CS# must be driven high after the eighth bit of the data byte has been latched in. Otherwise, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw)

GD25LQ256H

is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1 and BP0) bits, to define the size of the area that is to be treated as read-only.

The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.




Figure 11. Write Status Register-1&2 Sequence Diagram (SPI)






Figure 13. Write Status Register Sequence Diagram (SPI)





Figure 14. Write Status Register Sequence Diagram (QPI)



7.5 Read Extended Address Register (C8h)

The Read Extended Address Register instruction is entered by driving CS# low and shifting the instruction code "C8h" into the SI pin on the rising edge of SCLK. The Extended Register bits are then shifted out on the SO pin at the falling edge of SCLK with most significant bit (MSB) first.

Figure 15. Read Extended Register Sequence Diagram (SPI)





Figure 16. Read Extended Register Sequence Diagram (QPI)



7.6 Write Extended Address Register (C5h)

The Write Extended Address Register command allows new Address bit values to be written to the Extended Address Register. A Write Enable (WREN) instruction must be executed previously to set the Write Enable Latch (WEL) bit before it can be accepted.

The Write Extended Address Register instruction is entered by driving CS# low, sending the instruction code "C5h", and then writing the Extended Register data Byte.


Upon power up or the execution of a Software/Hardware Reset, the Extended Address Register bit values will be cleared to 0.

GD25LQ256H

CS# 2 8 9 0 3 5 6 7 10 11 12 13 14 15 **SCLK** Extended Addr. Register In **4**× SI $\langle 3 \rangle$ C5h **MSB** High-Z SO

Figure 17. Write Extended Address Register Sequence Diagram (SPI)

Figure 18. Write Extended Address Register Sequence Diagram (QPI)



7.7 Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

Figure 19. Write Enable for Volatile Status Register Sequence Diagram(SPI)





Figure 20. Write Enable for Volatile Status Register Sequence Diagram (QPI)



7.8 Clear SR Flags (30h)

The Clear Status Register Flags command resets bit S19 (Erase Error Bit) and S18 (Program Error Bit) in status register. It is not necessary to set the WEL bit before the Clear Status Register command is executed. The Clear SR command will not be accepted when the device remains busy with WIP set to 1. The WEL bit will be unchanged after this command is executed.

CS#


0 1 2 3 4 5 6 7

SCLK Command SI 30h

High-Z

Figure 21. Clear Status Register Flags Sequence Diagram

Figure 22. Clear Status Register Flags Sequence Diagram (QPI)



7.9 Read Data Bytes (READ) (03h/13h)

The Read Data Bytes (READ) command is followed by a 3- or 4-Byte address (A23-A0 or A31-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_R , on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

CS# 3 7 8 9 28 29 30 31 32 33 34 35 36 37 **SCLK** 03h SI Data Out1 Data Out2 **MSB** High-Z (5×4×3×2) SO (6)

Figure 23. Read Data Bytes Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.10 Read Data Bytes at Higher Speed (Fast Read) (0Bh/0Ch)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3- or 4-Byte address (A23-A0 or A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P5,P4 setting, the number of dummy clocks can be configured.




Figure 24. Read Data Bytes at Higher Speed Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.




Figure 25. Read Data Bytes at Higher Speed Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.


7.11 Dual Output Fast Read (3Bh/3Ch)

The Dual Output Fast Read command is followed by 3- or 4-Byte address (A23-A0 or A31-A0) and a dummy Byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after

each Byte of data is shifted out.

Figure 26. Dual Output Fast Read Sequence Diagram



Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.12 Quad Output Fast Read (6Bh/6Ch)

The Quad Output Fast Read command is followed by 3- or 4-Byte address (A23-A0 or A31-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad Output Fast Read command.

GD25LQ256H




Figure 27. Quad Output Fast Read Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.13 Dual I/O Fast Read (BBh/BCh)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-or 4-Byte address (A23-A0 or A31-A0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3- or 4-Byte address (A23-A0 or A31-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the command code, thus returning to normal operation. A Reset command can be also used to reset (M7-0) before issuing normal command.

CS# 10 11 12 13 14 15 16 17 18 19 20 21 **SCLK** IO0 BBh 101 A23-16 A15-8 CS# 32 33 34 35 36 37 28 29 30 31 SCLK IO0 101 Byte2 Byte3 Byte4

Figure 28. Dual I/O Fast Read Sequence Diagram ((M5-4) ≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.




Figure 29. Dual I/O Fast Read Sequence Diagram ((M5-4) = (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.14 Quad I/O Fast Read (EBh/ECh)

The Quad I/O Fast Read command is similar to the Quad Output Fast Read command but with the capability to input the 3-or 4-Byte address (A23-A0 or A31-A0) and a "Continuous Read Mode" byte and 4-dummy clock (4-bit per clock) by IO0, IO1, IO3, IO4, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The first byte addressed can be at any location. The address is automatically

GD25LQ256H

incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

The Quad I/O Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P5~P4 setting, the number of dummy clocks can be configured. In QPI mode, the "Continuous Read Mode" bits M7-M0 are also considered as dummy clocks. "Continuous Read Mode" feature is also available in QPI mode for Quad I/O Fast Read command. "Wrap Around" feature is not available in QPI mode for Quad I/O Fast Read command. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated "Burst Read with Wrap" (0Ch) command must be used.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3- or 4-Byte address (A23-A0 or A31-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBh command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. A Reset command can be also used to reset (M7-0) before issuing normal command.

CS#

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

SCLK

Command

Dummy

Dummy

4 0 4 0 4

IO1

5 1 5 1 5 1 5 1

IO2

6 2 6 2 6 2 6 2

IO3

7 3 7 3 7 3 7 3 7 3

A23-16 A15-8 A7-0 M7-0

Byte1 Byte2

Figure 30 Quad I/O Fast Read Sequence Diagram ((M5-4) ≠ (1, 0), SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.




Figure 31. Quad I/O Fast Read Sequence Diagram ((M5-4) ≠ (1, 0), QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.



GD25LQ256H




Figure 32 Quad I/O Fast Read Sequence Diagram ((M5-4) = (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI Mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77h) commands prior to EBh. The "Set Burst with Wrap" (77h) command can either enable or disable the "Wrap Around" feature for the following EBh commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.15 DTR Quad I/O Fast Read (EDh/EEh)

The DTRQIO instruction enables Double Transfer Rate throughput on quad I/O of Serial Flash in read mode. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DTRQIO instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DTRQIO instruction, the following address/dummy/data out will perform as 8-bit instead of previous 1-bit.

While Program/Erase/Write Status Register cycle is in progress, DTRQIO instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

Quad I/O DTR Read with "Continuous Read Mode"

The Quad I/O DTR Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input address. If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O DTR Read command (after CS# is raised and then lowered) does not require the EDh command code. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EDh command code, thus returning to normal operation. The only way to quit the Quad I/O DTR Continuous Read Mode" is to set the "Continuous Read Mode" bits (M5-4) not equal to (1, 0).

CS#

0 1 2 3 4 5 6 7 8 9 10 11 20 21

SCLK

Command

FDh

Command

FOUR

FDh

FOUR

Figure 33. DTR Quad I/O Fast Read Sequence Diagram (SPI, (M5-4) ≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

CS# 0 3 4 5 6 14 15 16 **SCLK** Command→ ► Byte 1 Byte 2 Data Data IO[3:0] EDh Data out A12 \A8 \<u>A4</u>/\<u>A0</u>/\<u>M4</u>/\<u>M0</u>/

Figure 34. DTR Quad I/O Fast Read Sequence Diagram (QPI, (M5-4) ≠ (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.




Figure 35. DTR Quad I/O Fast Read Sequence Diagram ((M5-4) = (1, 0))

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.16 Burst Read with Wrap (0Ch)

The "Burst Read with Wrap (0Ch)" command provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. This command is similar to the "Fast Read (0Bh)" command in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Around" once the ending boundary is reached. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (C0h)" command.

CS# 0 2 3 5 6 7 8 12 11 13 **SCLK** Command→ Address dummy' Byte 2 Byte 1-IO[3:0] 0Ch Addr.) Addr. $\langle \mathsf{Addr.} \rangle \langle \mathsf{Addr.} \rangle \langle \mathsf{Addr.} \rangle \langle \mathsf{Addr.} \rangle$ Data out Data out *"Set Read Parameters" Command (C0h) can set the number of dummy clocks

Figure 36. Burst Read with Wrap command Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.17 Set Burst with Wrap (77h)

The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low → Send Set Burst with Wrap command → Send 24 dummy bits → Send 8 bits "Wrap bits" → CS# goes high.

MC ME	W4=0		W4=1 (default)		
W6,W5	Wrap Around	Wrap Length	Wrap Around	Wrap Length	
0, 0	Yes	8-byte	No	N/A	
0, 1	Yes	16-byte	No	N/A	
1, 0	Yes	32-byte	No	N/A	
1, 1	Yes	64-byte	No	N/A	

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

CS# 8 0 6 10 11 12 13 14 15 **SCLK** Command 77h 100 101 102 **IO3** W6-W4

Figure 37. Set Burst with Wrap Sequence Diagram

7.18 Set Read Parameters (C0h)

In QPI mode the "Set Read Parameters (C0h)" command can be used to configure the number of dummy clocks for "Fast Read (0Bh/0Ch)", "Quad I/O Fast Read (EBh/ECh)", "DTR Quad I/O Fast Read (EDh/EEh)" and "Burst Read with Wrap (0Ch)" command, and to configure the number of bytes of "Wrap Length" for the "Burst Read with Wrap (0Ch)" command. The "Wrap Length" is set by W5-6 bit in the "Set Burst with Wrap (77h)" command. This wrap setting will remain unchanged when the device is switched from Standard SPI mode to QPI mode.

	STR FA	STR FAST READ		ST READ		
P5-P4	Dummy Clocks	Maximum Read Freq.	Dummy Clocks	Maximum Read Freq.	P1-P0	Wrap Length
0 0(default)	4	80MHz	10	104MHz	0 0(default)	8-Byte
0 1	6	108MHz	8	80MHz	0 1	16-Byte
1 0	8	133MHz	10	104MHz	1 0	32-Byte
1 1	Reserved	Reserved	10	104MHz	11	64-Byte

Note: Default from power up or reset.

CS#

SCLK

| Command | Read | Parameters |
| COh |

Figure 38. Set Read Parameters command Sequence Diagram

7.19 Page Program (PP) (02h/12h)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3- or 4-Byte address on SI \rightarrow at least 1 byte data on SI \rightarrow CS# goes high. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in, otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tpp) is initiated. While the Page

Uniform Sector Dual and Quad Serial Flash

GD25LQ256H

Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed and WEL will clear to "0".




Figure 39. Page Program Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.




Figure 40. Page Program Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.20 Quad Page Program (32h/34h)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32h), three address Bytes and at least one data Byte on IO pins.

The command sequence is shown below. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit.

Uniform Sector Dual and Quad Serial Flash

GD25LQ256H

The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed and WEL will clear to "0".




Figure 41 Quad Page Program Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

Sector Erase (SE) (20h/21h)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3- or 4-Byte address on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low → sending Sector Erase command → 3- or 4-Byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is tse) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit is not executed and WEL will clear to "0".




Figure 42. Sector Erase Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

Figure 43. Sector Erase Sequence Diagram (QPI)


Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.22 32KB Block Erase (BE32) (52h/5Ch)

The 32KB Block Erase command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase command. CS# must be driven low for the entire duration of the sequence.


The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3- or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in,otherwise the 32KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE1}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed and WEL will clear to "0".

Figure 44. 32KB Block Erase Sequence Diagram (SPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

Figure 45. 32KB Block Erase Sequence Diagram (QPI)



Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.23 64KB Block Erase (BE64) (D8h/DCh)

The 64KB Block Erase command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase Command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-or 4-Byte address on SI \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in,otherwise the 64KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE2}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits is not executed and WEL will clear to "0".

CS#

0 1 2 3 4 5 6 7 8 9 29 30 31

SCLK

Command

Figure 46. 64KB Block Erase Sequence Diagram (SPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.




Figure 47. 64KB Block Erase Sequence Diagram (QPI)

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.24 Chip Erase (CE) (60h/C7h)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed, if the no block is protected by the Block Protect bits. The Chip Erase (CE) command is ignored if one or more sectors are protected

and WEL will clear to "0".

Figure 48 Chip Erase Sequence Diagram (SPI)





Figure 49 Chip Erase Sequence Diagram (QPI)



7.25 Enter 4-Byte Address Mode (EN4B) (B7h)

The Enter 4-Byte Address Mode command enables accessing the address length of 32-bit for the memory area of higher density (larger than 128Mb). The device default is in 24-bit address mode; after sending out the EN4B instruction, the bit 11 (ADS bit) of status register will be automatically set to "1" to indicate the 4-Byte address mode has been enabled. Once the 4-Byte address mode is enabled, the address length becomes 32-bit instead of the default 24-bit.

All instructions are accepted normally, and just the address bit is changed from 24-bit to 32-bit.

The sequence of issuing EN4B instruction is: CS# goes low → sending Enter 4-Byte mode command →CS# goes high.

Figure 50 Enable 4-Byte Mode Sequence Diagram (SPI)





Figure 51 Enable 4-Byte Mode Sequence Diagram (QPI)



7.26 Exit 4-Byte Address Mode (EX4B) (E9h)

The Exit 4-Byte Address Mode command is executed to exit the 4-Byte address mode and return to the default 3-Byte address mode. After sending out the EX4B instruction, the bit 11 (ADS bit) of status register will be cleared to "0" to indicate the exit of the 4-Byte address mode. Once exiting the 4-Byte address mode, the address length will return to 24-bit.

The sequence of issuing EX4B instruction is: CS# goes low → sending Exit 4-Byte Address Mode command →CS# goes high.





Figure 52 Disable 4-Byte Mode Sequence Diagram (SPI)

Figure 53 Disable 4-Byte Mode Sequence Diagram (QPI)



7.27 Read Manufacture ID/ Device ID (REMS) (90h)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90h" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first.

GD25LQ256H-Rev1.2 45 April 2025





Figure 54. Read Manufacture ID/ Device ID Sequence Diagram (SPI)

Figure 55. Read Manufacture ID/ Device ID Sequence Diagram (QPI)



7.28 Read Identification (RDID) (9Fh)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.





Figure 56. Read Identification ID Sequence Diagram (SPI)

Figure 57. Read Identification ID Sequence Diagram (QPI)



7.29 Read Unique ID (4Bh)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low → sending Read Unique ID command → 3- or 4-Byte Address (000000H or 00000000H) →Dummy Byte→128bit Unique ID Out →CS# goes high.




Figure 58. Read Unique ID Sequence Diagram

Uniform Sector Dual and Quad Serial Flash

GD25LQ256H

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.30 Erase Security Registers (44h)

The GD25LQ256H provides 2x1024-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → 3- or 4-Byte address on SI → CS# goes high. The command sequence is shown below. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tsE) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB2, LB3) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored and WEL will clear to "0".

Address	A23-16	A15-12	A11-10	A9-0
Security Register #2	00H	0010b	00b	Don't care
Security Register #3	00H	0011b	00b	Don't care

CS# 8 9 29 30 31 **SCLK** 24 Bits Address Command 23×22 SI 0 44h м́ѕв

Figure 59. Erase Security Registers command Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.31 Program Security Registers (42h)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42h), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tpp) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB2, LB3) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored and WEL will clear to "0".



Uniform Sector Dual and Quad Serial Flash

GD25LQ256H

Address	A23-16	A15-12	A11-10	A9-0
Security Register #2	00H	0010b	00b	Byte Address
Security Register #3	00H	0011b	00b	Byte Address

CS#

O 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39

SCLK

Command

Comm

Figure 60. Program Security Registers command Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.32 Read Security Registers (48h)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3- or 4-Byte address (A23-A0 or A31-A0) and a dummy Byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #2	00H	0010b	00b	Byte Address
Security Register #3	00H	0011b	00b	Byte Address




Figure 61. Read Security Registers command Sequence Diagram

Note: The device default is in 24-bit address mode. For 4-Byte mode or 4-Byte command, the address length is 32-bit.

7.33 Enable Reset (66h) and Reset (99h)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66h)" and the "Reset (99h)" commands can be issued in either SPI or QPI mode. The "Enable Reset (66h)" and "Reset (99h)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST}/t_{RST_E} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS1/SUS2 bit in Status Register before issuing the Reset command sequence.





Figure 62. Enable Reset and Reset command Sequence Diagram (SPI)

Figure 63. Enable Reset and Reset command Sequence Diagram (QPI)



Note: Enable Reset (66h) and Reset (99h) commands cannot reset the device when the device is in Quad I/O DTR Continuous Read Mode. The only way to quit the Quad I/O DTR Continuous Read Mode is to set the "Continuous Read Mode" bits (M5-4) not equal to (1,0).

7.34 Program/Erase Suspend (PES) (75h)

The Program/Erase Suspend command "75h", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01h,31h,11h, AAh,55h) and Erase/Program Security Registers command (44h,42h) and Erase commands (20h,21h,52h, 5Ch, D8h, DCh, C7h, 60h) and Page Program command (02h,32h) are not allowed during Program suspend. The Write Status Register command (01h,31h,11h,AAh,55h) and Erase Security Registers command (44h) and Erase commands (20h,21h,52h, 5Ch, D8h, DCh, C7h, 60h) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS1/SUS2 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS1/SUS2 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS1/SUS2 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state.

Figure 64. Program/Erase Suspend Sequence Diagram (SPI)





Figure 65. Program/Erase Suspend Sequence Diagram (QPI)



7.35 Program/Erase Resume (PER) (7Ah)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if the SUS1/SUS2 bit equal to 1 and the WIP bit equal to 0. After issued the SUS1/SUS2 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active.





Figure 66. Program/Erase Resume Sequence Diagram (SPI)

Figure 67. Program/Erase Resume Sequence Diagram (QPI)



7.36 Deep Power-Down (DP) (B9h)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command or software reset command. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in, otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.





Figure 68. Deep Power-Down Sequence Diagram (SPI)

Figure 69. Deep Power-Down Sequence Diagram (QPI)



7.37 Release from Deep Power-Down and Read Device ID (RDI) (ABh)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, except that after CS# is driven high it must remain high for a time duration of tress (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equals 1) the command is ignored and will not have any effects on the current cycle.




Figure 70. Release Power-Down Sequence Diagram (SPI)

IO[3:0]

ABh

CS#

0 1

CS#

SCLK

Deep Power-down mode

Stand-by mode

Figure 71. Release Power-Down Sequence Diagram (QPI)

Figure 72. Release Power-Down/Read Device ID Sequence Diagram (SPI)





Figure 73. Release Power-Down/Read Device ID Sequence Diagram (QPI)



7.38 Enable QPI (38h)

The GD25LQ256H supports both Standard/Dual/Quad SPI and QPI mode. The "Enable QPI (38h)" command can switch the device from SPI mode to QPI mode. In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register must be set to 1 first, and "Enable QPI (38h)" command must be issued. If the QE bit is 0, the "Enable QPI (38h)" command will be ignored and the device will remain in SPI mode. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

CS#

0 1 2 3 4 5 6 7

SCLK

Command

SI

38h


Figure 74. Enable QPI mode command Sequence Diagram



7.39 Disable QPI (FFh)

To exit the QPI mode and return to Standard/Dual/Quad SPI mode, the "Disable QPI (FFh)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 75. Disable QPI mode command Sequence Diagram



7.40 Read Serial Flash Discoverable Parameter (5Ah)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216C.

CS#

O 1 2 3 4 5 6 7 8 9 10 28 29 30 31

SCLK

Command

24-bit address

SI

SO

High-Z

CS#

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

SCLK

Dummy Byte

Dummy Byte

Data Out1

Data Out2

SO

To 6 5 4 3 2 1 0 7 6 5

Figure 76. Read Serial Flash Discoverable Parameter command Sequence Diagram

Figure 77. Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)




Table 16. Signature and Parameter Identification Data Values (Please contact GigaDevice for Details)



8 ELECTRICAL CHARACTERISTICS

8.1 Power-On Timing

VCC(min.)

Chip Selection is not allowed

VSL Full Device Access Allowed

Time

Figure 78. Power-On Timing Sequence Diagram

Table 17. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	1.8		ms
VWI	Write Inhibit Voltage	1	1.5	V
VPWD	VCC voltage needed to below VPWD for ensuring initialization will occur		0.5	٧
tPWD	The minimum duration for ensuring initialization will occur	300		μs

8.2 Initial Delivery State


The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

8.3 Absolute Maximum Ratings

Parameter	Value	Unit
	-40 to 85	
Ambient Operating Temperature (T _A)	-40 to 105	$^{\circ}$ C
	-40 to 125	
Storage Temperature	-65 to 150	$^{\circ}$
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 2.5	V

Figure 79. Input Test Waveform and Measurement Level


Maximum Negative Overshoot Waveform Vss-2.0V -----20ns



8.4 Capacitance Measurement Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance	30		pF		
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.2	VCC to 0.8	BVCC	V	
	Input Timing Reference Voltage	0.3VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 80. Absolute Maximum Ratings Diagram



GD25LQ256H

8.5 DC Characteristics

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
I _{LI}	Input Leakage Current				±2	μΑ
ILO	Output Leakage Current				±2	μA
	Ot and the Comment	CS#=VCC,		40	40	
Icc ₁	Standby Current	VIN=VCC or VSS		10	40	μA
	D D D O	CS#=VCC,			40	
I _{CC2}	Deep Power-Down Current	VIN=VCC or VSS		1	10	μA
		CLK=0.1VCC/				
		0.9VCC		10	14	A
		at 133MHz,		10	14	mA
		Q=Open(x4 I/O)				
		CLK=0.1VCC /				
	One metion of Commont (Deed)	0.9VCC		7	10	mA
Іссз	Operating Current (Read)	at 80MHz,		,	10	
		Q=Open(x4 I/O)				
		CLK=0.1VCC /			12	mA
		0.9VCC		9		
		at 104MHz DTR,		9	12	
		Q=Open(x4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		12	20	mA
Icc5	Operating Current (WRSR)	CS#=VCC		12	20	mA
I _{CC6}	Operating Current (SE)	CS#=VCC		12	20	mA
I _{CC7}	Operating Current (BE)	CS#=VCC		12	20	mA
Icc8	Operating Current (CE)	CS#=VCC		12	20	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
V _{OL}	Output Low Voltage	I _{OL} = 100μA			0.2	V
V _{OH}	Output High Voltage	I _{OH} = -100μA	VCC-0.2			V

^{1.} Typical value at $T_A = 25^{\circ}\text{C}$, VCC = 1.8V.

^{2.} Value guaranteed by design and/or characterization, not 100% tested in production.



GD25LQ256H

 $(T_A = -40^{\circ}C \sim 105^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lu	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μΑ
I _{CC1}	Standby Current	CS#=VCC, VIN=VCC or VSS		10	80	μΑ
Icc2	Deep Power-Down Current	CS#=VCC, VIN=VCC or VSS		1	30	μΑ
		CLK=0.1VCC/ 0.9VCC at 133MHz, Q=Open(x4 I/O)		10	14	mA
Іссз	Operating Current (Read)	CLK=0.1VCC / 0.9VCC at 80MHz, Q=Open(x4 I/O)		7	10	mA
		CLK=0.1VCC / 0.9VCC at 104MHz DTR, Q=Open(x4 I/O)		9	12	mA
I _{CC4}	Operating Current (PP)	CS#=VCC		12	23	mA
Icc5	Operating Current (WRSR)	CS#=VCC		12	23	mA
Icc6	Operating Current (SE)	CS#=VCC		12	23	mA
I _{CC7}	Operating Current (BE)	CS#=VCC		12	23	mA
I _{CC8}	Operating Current (CE)	CS#=VCC		12	23	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
VoL	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	I _{OH} = -100µА	VCC-0.2			V

- 1. Typical value at $T_A = 25^{\circ}C$, VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD25LQ256H

(T_A = -40 $^{\circ}$ C ~125 $^{\circ}$ C , VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μΑ
ILO	Output Leakage Current				±2	μA
I _{CC1}	Standby Current	CS#=VCC, VIN=VCC or VSS		10	150	μА
Icc2	Deep Power-Down Current	CS#=VCC, VIN=VCC or VSS		1	60	μΑ
		CLK=0.1VCC/ 0.9VCC at 133MHz, Q=Open(x4 I/O)	K=0.1VCC/ VCC 133MHz,	10	14	mA
Іссз	lcc3 Operating Current (Read)	CLK=0.1VCC / 0.9VCC at 80MHz, Q=Open(x4 I/O)		7	10	mA
		CLK=0.1VCC / 0.9VCC at 104MHz DTR, Q=Open(x4 I/O)		9	12	mA
I _{CC4}	Operating Current (PP)	CS#=VCC		12	23	mA
Icc5	Operating Current (WRSR)	CS#=VCC		12	23	mA
Icc6	Operating Current (SE)	CS#=VCC		12	23	mA
I _{CC7}	Operating Current (BE)	CS#=VCC		12	23	mA
I _{CC8}	Operating Current (CE)	CS#=VCC		12	23	mA
VIL	Input Low Voltage		-0.5		0.3VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
VoL	Output Low Voltage	I _{OL} = 100μA			0.2	V
Vон	Output High Voltage	Іон = -100μΑ	VCC-0.2			V

- 1. Typical value at $T_A = 25^{\circ}C$, VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



GD25LQ256H

8.6 AC Characteristics

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
,	Serial Clock Frequency For: all commands			400	
f _{C1}	except Read (03h,13h)			133	MHz
f_{C2}	Serial Clock Frequency For: EDh and EEh			104	MHz
f _R	Serial Clock Frequency For: Read (03h,13h)			80	MHz
	Conicl Ole de Hint Time	45%			
t _{CLH}	Serial Clock High Time	(1/fc _{MAX})			ns
4	Serial Clock Low Time	45%			no
tcll	Serial Clock Low Time	(1/fc _{MAX})			ns
tсьсн	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	5			ns
tchsh	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (Read/Write)	20			ns
tshqz	Output Disable Time			6	ns
tcLQX	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
t _{HLCH}	HOLD# Low Setup Time (Relative To Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative To Clock)	5			ns
t _{СННН}	HOLD# Low Hold Time (Relative To Clock)	5			ns
t _{CHHL}	HOLD# High Hold Time (Relative To Clock)	5			ns
t _{HLQZ}	HOLD# Low To High-Z Output			6	ns
thhqx	HOLD# High To Low-Z Output			6	ns
	Clock Low To Output Valid (CL = 30pF)			7	ns
tclqv	Clock Low To Output Valid (CL = 15pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				-
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic				
t _{RES2}	Signature Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
	CS# High To Next Command After Reset (Except				•
t _{RST}	From Erase)			30	μs



GD25LQ256H

t _{RST_E}	CS# High To Next Command After Reset (From Erase)		12	ms
t _W	Write Status Register Cycle Time	2	25	ms
t _{BP}	Byte Program Time	30	80	μs
t _{PP}	Page Programming Time	0.2	2	ms
t _{SE}	Sector Erase Time	30	300	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.1	0.8	S
t _{BE2}	Block Erase Time (64K Bytes)	0.15	1.2	S
tce	Chip Erase Time (GD25LQ256H)	30	150	S

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



GD25LQ256H

 $(T_A = -40^{\circ}C \sim 105^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
,	Serial Clock Frequency For: all commands			400	
f _{C1}	except Read (03h,13h)			133	MHz
f _{C2}	Serial Clock Frequency For: EDh and EEh			104	MHz
f _R	Serial Clock Frequency For: Read (03h,13h)			80	MHz
	0 1 0 1 1 1 1 7	45%			
tclh	Serial Clock High Time	(1/fc _{MAX})			ns
4	Social Clock Law Time	45%			no
tcll	Serial Clock Low Time	(1/fc _{MAX})			ns
t _{CLCH}	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t _{SLCH}	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
tshch	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (Read/Write)	20			ns
tshqz	Output Disable Time			6	ns
tcLQX	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
thlch	HOLD# Low Setup Time (Relative To Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative To Clock)	5			ns
tсннн	HOLD# Low Hold Time (Relative To Clock)	5			ns
tchhl	HOLD# High Hold Time (Relative To Clock)	5			ns
t _{HLQZ}	HOLD# Low To High-Z Output			6	ns
thhax	HOLD# High To Low-Z Output			6	ns
	Clock Low To Output Valid (CL = 30pF)			7	ns
tclqv	Clock Low To Output Valid (CL = 15pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic			00	
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic			00	
t _{RES2}	Signature Read			20	μs
t _{sus}	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
t _{RST}	CS# High To Next Command After Reset (Except From Erase)			30	μs
t _{RST_E}	CS# High To Next Command After Reset (From Erase)			12	ms



GD25LQ256H

tw	Write Status Register Cycle Time	2	25	ms
t _{BP}	Byte Program Time	30	80	μs
t _{PP}	Page Programming Time	0.2	3	ms
t _{SE}	Sector Erase Time	30	400	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.1	1	s
t _{BE2}	Block Erase Time (64K Bytes)	0.15	2.4	S
tce	Chip Erase Time (GD25LQ256H)	30	200	s

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.



GD25LQ256H

 $(T_A = -40^{\circ}C \sim 125^{\circ}C, VCC = 1.65 \sim 2.0V)$

Symbol	Parameter	Min.	Тур.	Max.	Unit.
,	Serial Clock Frequency For: all commands			400	
f _{C1}	except Read (03h,13h)			133	MHz
f _{C2}	Serial Clock Frequency For: EDh and EEh			104	MHz
f _R	Serial Clock Frequency For: Read (03h,13h)			80	MHz
		45%			
tclh	Serial Clock High Time	(1/fc _{MAX})			ns
4	Social Clock Law Time	45%			no
tcll	Serial Clock Low Time	(1/fc _{MAX})			ns
t _{CLCH}	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t _{SLCH}	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
tshch	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (Read/Write)	20			ns
t shqz	Output Disable Time			6	ns
tcLQX	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
thlch	HOLD# Low Setup Time (Relative To Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative To Clock)	5			ns
tсннн	HOLD# Low Hold Time (Relative To Clock)	5			ns
tchhl	HOLD# High Hold Time (Relative To Clock)	5			ns
t _{HLQZ}	HOLD# Low To High-Z Output			6	ns
thhax	HOLD# High To Low-Z Output			6	ns
	Clock Low To Output Valid (CL = 30pF)			7	ns
tclqv	Clock Low To Output Valid (CL = 15pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic			00	
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic			20	
t _{RES2}	Signature Read			20	μs
t _{sus}	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
t _{RST}	CS# High To Next Command After Reset (Except From Erase)			30	μs
t _{RST_E}	CS# High To Next Command After Reset (From Erase)			12	ms



GD25LQ256H

tw	Write Status Register Cycle Time	2	25	ms
t _{BP}	Byte Program Time	30	100	μs
t _{PP}	Page Programming Time	0.2	3	ms
t _{SE}	Sector Erase Time	30	500	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.1	1.2	S
t _{BE2}	Block Erase Time (64K Bytes)	0.15	3	S
tce	Chip Erase Time (GD25LQ256H)	30	300	S

- 1. Typical value at $T_A = 25^{\circ}C$.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Minimum timing must be observed before issuing the next suspend command, and a period equal to or longer than the minimum timing is required in order for the program or erase operation to make progress, but the operation time may exceed the maximum value.

Figure 81. Input Timing




Figure 82. Output Timing




Figure 83. Serial Input Timing (DTR)




Figure 84. Serial Output Timing (DTR)




Figure 85. Resume to Suspend Timing Diagram




Figure 86. HOLD# Timing




Figure 87. WP# Timing




Figure 88 RESET# Timing




Table 18 Reset Timing


Symbol	Parameter	Min.	Тур.	Max.	Unit.
tRLRH	Reset Pulse Width	1			μs
tRHSL	Reset Hold time before next Operation	50			ns
tRB	Reset Recovery Time			12	ms

Note:

1. The device need tRB (max) at most to get ready for all commands after RESET# low.



9 ORDERING INFORMATION



9.1 Valid Part Numbers

<u>Please contact GigaDevice regional sales for the latest product selection and available form factors.</u>

Temperature Range I: Industrial (-40℃ to +85℃)

Product Number	Density	Package Type	Packing Options
GD25LQ256HWIG	256Mbit	WSON8 (6x5mm)	Y/R
GD25LQ256HSIG	256Mbit	SOP8 208mil	T/Y/R
GD25LQ256HYIG	256Mbit	WSON8 (8x6mm)	Y/R

Temperature Range J: Industrial+ (-40℃ to +105℃)

Product Number	Density	Package Type	Packing Options
GD25LQ256HWJG	256Mbit	WSON8 (6x5mm)	Y/R
GD25LQ256HSJG	256Mbit	SOP8 208mil	T/Y/R
GD25LQ256HYJG	256Mbit	WSON8 (8x6mm)	Y/R


Temperature Range E: Industrial+ (-40° to +125°)


Product Number	Density	Package Type	Packing Options
GD25LQ256HWEG	256Mbit	WSON8 (6x5mm)	Y/R
GD25LQ256HSEG	256Mbit	SOP8 208mil	T/Y/R
GD25LQ256HYEG	256Mbit	WSON8 (8x6mm)	Y/R



10 PACKAGE INFORMATION


10.1 Package WSON8 (6x5mm)





Top View

Side View



Bottom View


Dimensions


Symbol			A.1		L	D	D2	Е	E2		
ι	Jnit	A	A1	С	b	D	DZ		EZ.	е	_
	Min	0.70	0.00	0.180	0.35	5.90	3.30	4.90	3.90		0.50
mm	Nom	0.75	0.02	0.203	0.40	6.00	3.40	5.00	4.00	1.27	0.60
	Max	0.80	0.05	0.250	0.50	6.10	3.50	5.10	4.10		0.75


- 1. The exposed metal pad area on the bottom of the package is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 2. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 3. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.




10.2 Package SOP8 208MIL










Dimensions

Syı	mbol	A	A4	40	L		-	-	F4			1.4	0		
U	Init		7 A	A	A	A1	A2	b	С	D	E	E1	е	L	L1
	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18			0.50		0°	
mm	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	-	1.31	-		
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8°		

- 1. Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per end.
- 2. Dimension E1 does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per end.


10.3 Package WSON8 (8x6mm)





Top View

Side View



Bottom View

Dimensions

	mbol	Α	A 1	С	b	D	D2	E	E2	е	L
Unit											
	Min	0.70	0.00	0.180	0.35	7.90	3.30	5.90	4.20		0.45
mm	Nom	0.75	0.02	0.203	0.40	8.00	3.40	6.00	4.30	1.27	0.50
	Max	0.80	0.05	0.250	0.45	8.10	3.50	6.10	4.40		0.55

- 1. The exposed metal pad area on the bottom of the package is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 2. Coplanarity \leq 0.08mm. Package edge tolerance \leq 0.10mm.
- 3. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.

GD25LQ256H

11 REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial release	All	2024-6-25
1.1	Add DTR Description	All	2024-9-27
	Update QE Description	P14	
	Update Write Status Register(01h/31h/11h) description, add WP# protect	P27	
	Modify ICC1 max value	P58-60	
	Modify ICC2 max value	P50-60	
	Modify ICC3	P58-60	
	Modify tCE typ. value from 60s to 30s	P62,64,66	
	Update Note of SOP8 208mil	P72	
1.2	Add Clear SR Flags (30h)	P31	2025-4-18



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed (either expressly or impliedly). The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company does not assume any warranty or condition, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability, fitness for any particular purpose, noninfringement, or any warranty arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application and any product produced. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed or intended for use in, and no warranty is made respect to, any applications designed or intended for the operation of weaponry, nuclear equipment, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants etc.), pollution control or hazardous substances management, or other uses where failure to perform can reasonably be expected to result in personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice. And the company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.